mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-23 17:30:02 +00:00
![Jani Nikula](/assets/img/avatar_default.png)
Reduce the size of intel_display.h by moving out the dpio_channel and dpio_phy enums. Signed-off-by: Jani Nikula <jani.nikula@intel.com> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/7c3ee7a6482540a0267f7b2974d22cab8188707a.1667383630.git.jani.nikula@intel.com
177 lines
5.8 KiB
C
177 lines
5.8 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2022 Intel Corporation
|
|
*/
|
|
#ifndef __INTEL_DISPLAY_POWER_WELL_H__
|
|
#define __INTEL_DISPLAY_POWER_WELL_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include "intel_display_power.h"
|
|
#include "intel_dpio_phy.h"
|
|
|
|
struct drm_i915_private;
|
|
struct i915_power_well;
|
|
|
|
#define for_each_power_well(__dev_priv, __power_well) \
|
|
for ((__power_well) = (__dev_priv)->display.power.domains.power_wells; \
|
|
(__power_well) - (__dev_priv)->display.power.domains.power_wells < \
|
|
(__dev_priv)->display.power.domains.power_well_count; \
|
|
(__power_well)++)
|
|
|
|
#define for_each_power_well_reverse(__dev_priv, __power_well) \
|
|
for ((__power_well) = (__dev_priv)->display.power.domains.power_wells + \
|
|
(__dev_priv)->display.power.domains.power_well_count - 1; \
|
|
(__power_well) - (__dev_priv)->display.power.domains.power_wells >= 0; \
|
|
(__power_well)--)
|
|
|
|
/*
|
|
* i915_power_well_id:
|
|
*
|
|
* IDs used to look up power wells. Power wells accessed directly bypassing
|
|
* the power domains framework must be assigned a unique ID. The rest of power
|
|
* wells must be assigned DISP_PW_ID_NONE.
|
|
*/
|
|
enum i915_power_well_id {
|
|
DISP_PW_ID_NONE = 0, /* must be kept zero */
|
|
|
|
VLV_DISP_PW_DISP2D,
|
|
BXT_DISP_PW_DPIO_CMN_A,
|
|
VLV_DISP_PW_DPIO_CMN_BC,
|
|
GLK_DISP_PW_DPIO_CMN_C,
|
|
CHV_DISP_PW_DPIO_CMN_D,
|
|
HSW_DISP_PW_GLOBAL,
|
|
SKL_DISP_PW_MISC_IO,
|
|
SKL_DISP_PW_1,
|
|
SKL_DISP_PW_2,
|
|
ICL_DISP_PW_3,
|
|
SKL_DISP_DC_OFF,
|
|
TGL_DISP_PW_TC_COLD_OFF,
|
|
};
|
|
|
|
struct i915_power_well_instance {
|
|
const char *name;
|
|
const struct i915_power_domain_list {
|
|
const enum intel_display_power_domain *list;
|
|
u8 count;
|
|
} *domain_list;
|
|
|
|
/* unique identifier for this power well */
|
|
enum i915_power_well_id id;
|
|
/*
|
|
* Arbitraty data associated with this power well. Platform and power
|
|
* well specific.
|
|
*/
|
|
union {
|
|
struct {
|
|
/*
|
|
* request/status flag index in the PUNIT power well
|
|
* control/status registers.
|
|
*/
|
|
u8 idx;
|
|
} vlv;
|
|
struct {
|
|
enum dpio_phy phy;
|
|
} bxt;
|
|
struct {
|
|
/*
|
|
* request/status flag index in the power well
|
|
* constrol/status registers.
|
|
*/
|
|
u8 idx;
|
|
} hsw;
|
|
struct {
|
|
u8 aux_ch;
|
|
} xelpdp;
|
|
};
|
|
};
|
|
|
|
struct i915_power_well_desc {
|
|
const struct i915_power_well_ops *ops;
|
|
const struct i915_power_well_instance_list {
|
|
const struct i915_power_well_instance *list;
|
|
u8 count;
|
|
} *instances;
|
|
|
|
/* Mask of pipes whose IRQ logic is backed by the pw */
|
|
u16 irq_pipe_mask:4;
|
|
u16 always_on:1;
|
|
/*
|
|
* Instead of waiting for the status bit to ack enables,
|
|
* just wait a specific amount of time and then consider
|
|
* the well enabled.
|
|
*/
|
|
u16 fixed_enable_delay:1;
|
|
/* The pw is backing the VGA functionality */
|
|
u16 has_vga:1;
|
|
u16 has_fuses:1;
|
|
/*
|
|
* The pw is for an ICL+ TypeC PHY port in
|
|
* Thunderbolt mode.
|
|
*/
|
|
u16 is_tc_tbt:1;
|
|
};
|
|
|
|
struct i915_power_well {
|
|
const struct i915_power_well_desc *desc;
|
|
struct intel_power_domain_mask domains;
|
|
/* power well enable/disable usage count */
|
|
int count;
|
|
/* cached hw enabled state */
|
|
bool hw_enabled;
|
|
/* index into desc->instances->list */
|
|
u8 instance_idx;
|
|
};
|
|
|
|
struct i915_power_well *lookup_power_well(struct drm_i915_private *i915,
|
|
enum i915_power_well_id id);
|
|
|
|
void intel_power_well_enable(struct drm_i915_private *i915,
|
|
struct i915_power_well *power_well);
|
|
void intel_power_well_disable(struct drm_i915_private *i915,
|
|
struct i915_power_well *power_well);
|
|
void intel_power_well_sync_hw(struct drm_i915_private *i915,
|
|
struct i915_power_well *power_well);
|
|
void intel_power_well_get(struct drm_i915_private *i915,
|
|
struct i915_power_well *power_well);
|
|
void intel_power_well_put(struct drm_i915_private *i915,
|
|
struct i915_power_well *power_well);
|
|
bool intel_power_well_is_enabled(struct drm_i915_private *i915,
|
|
struct i915_power_well *power_well);
|
|
bool intel_power_well_is_enabled_cached(struct i915_power_well *power_well);
|
|
bool intel_display_power_well_is_enabled(struct drm_i915_private *dev_priv,
|
|
enum i915_power_well_id power_well_id);
|
|
bool intel_power_well_is_always_on(struct i915_power_well *power_well);
|
|
const char *intel_power_well_name(struct i915_power_well *power_well);
|
|
struct intel_power_domain_mask *intel_power_well_domains(struct i915_power_well *power_well);
|
|
int intel_power_well_refcount(struct i915_power_well *power_well);
|
|
|
|
void chv_phy_powergate_lanes(struct intel_encoder *encoder,
|
|
bool override, unsigned int mask);
|
|
bool chv_phy_powergate_ch(struct drm_i915_private *dev_priv, enum dpio_phy phy,
|
|
enum dpio_channel ch, bool override);
|
|
|
|
void gen9_enable_dc5(struct drm_i915_private *dev_priv);
|
|
void skl_enable_dc6(struct drm_i915_private *dev_priv);
|
|
void gen9_sanitize_dc_state(struct drm_i915_private *dev_priv);
|
|
void gen9_set_dc_state(struct drm_i915_private *dev_priv, u32 state);
|
|
void gen9_disable_dc_states(struct drm_i915_private *dev_priv);
|
|
void bxt_enable_dc9(struct drm_i915_private *dev_priv);
|
|
void bxt_disable_dc9(struct drm_i915_private *dev_priv);
|
|
|
|
extern const struct i915_power_well_ops i9xx_always_on_power_well_ops;
|
|
extern const struct i915_power_well_ops chv_pipe_power_well_ops;
|
|
extern const struct i915_power_well_ops chv_dpio_cmn_power_well_ops;
|
|
extern const struct i915_power_well_ops i830_pipes_power_well_ops;
|
|
extern const struct i915_power_well_ops hsw_power_well_ops;
|
|
extern const struct i915_power_well_ops gen9_dc_off_power_well_ops;
|
|
extern const struct i915_power_well_ops bxt_dpio_cmn_power_well_ops;
|
|
extern const struct i915_power_well_ops vlv_display_power_well_ops;
|
|
extern const struct i915_power_well_ops vlv_dpio_cmn_power_well_ops;
|
|
extern const struct i915_power_well_ops vlv_dpio_power_well_ops;
|
|
extern const struct i915_power_well_ops icl_aux_power_well_ops;
|
|
extern const struct i915_power_well_ops icl_ddi_power_well_ops;
|
|
extern const struct i915_power_well_ops tgl_tc_cold_off_ops;
|
|
extern const struct i915_power_well_ops xelpdp_aux_power_well_ops;
|
|
|
|
#endif
|