mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-24 17:59:32 +00:00
![Zhangfei Gao](/assets/img/avatar_default.png)
Support hi6220 use phy for HiKey board Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
168 lines
4.1 KiB
C
168 lines
4.1 KiB
C
/*
|
|
* Copyright (c) 2015 Linaro Ltd.
|
|
* Copyright (c) 2015 Hisilicon Limited.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#include <linux/mfd/syscon.h>
|
|
#include <linux/module.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/phy/phy.h>
|
|
#include <linux/regmap.h>
|
|
|
|
#define SC_PERIPH_CTRL4 0x00c
|
|
|
|
#define CTRL4_PICO_SIDDQ BIT(6)
|
|
#define CTRL4_PICO_OGDISABLE BIT(8)
|
|
#define CTRL4_PICO_VBUSVLDEXT BIT(10)
|
|
#define CTRL4_PICO_VBUSVLDEXTSEL BIT(11)
|
|
#define CTRL4_OTG_PHY_SEL BIT(21)
|
|
|
|
#define SC_PERIPH_CTRL5 0x010
|
|
|
|
#define CTRL5_USBOTG_RES_SEL BIT(3)
|
|
#define CTRL5_PICOPHY_ACAENB BIT(4)
|
|
#define CTRL5_PICOPHY_BC_MODE BIT(5)
|
|
#define CTRL5_PICOPHY_CHRGSEL BIT(6)
|
|
#define CTRL5_PICOPHY_VDATSRCEND BIT(7)
|
|
#define CTRL5_PICOPHY_VDATDETENB BIT(8)
|
|
#define CTRL5_PICOPHY_DCDENB BIT(9)
|
|
#define CTRL5_PICOPHY_IDDIG BIT(10)
|
|
|
|
#define SC_PERIPH_CTRL8 0x018
|
|
#define SC_PERIPH_RSTEN0 0x300
|
|
#define SC_PERIPH_RSTDIS0 0x304
|
|
|
|
#define RST0_USBOTG_BUS BIT(4)
|
|
#define RST0_POR_PICOPHY BIT(5)
|
|
#define RST0_USBOTG BIT(6)
|
|
#define RST0_USBOTG_32K BIT(7)
|
|
|
|
#define EYE_PATTERN_PARA 0x7053348c
|
|
|
|
struct hi6220_priv {
|
|
struct regmap *reg;
|
|
struct device *dev;
|
|
};
|
|
|
|
static void hi6220_phy_init(struct hi6220_priv *priv)
|
|
{
|
|
struct regmap *reg = priv->reg;
|
|
u32 val, mask;
|
|
|
|
val = RST0_USBOTG_BUS | RST0_POR_PICOPHY |
|
|
RST0_USBOTG | RST0_USBOTG_32K;
|
|
mask = val;
|
|
regmap_update_bits(reg, SC_PERIPH_RSTEN0, mask, val);
|
|
regmap_update_bits(reg, SC_PERIPH_RSTDIS0, mask, val);
|
|
}
|
|
|
|
static int hi6220_phy_setup(struct hi6220_priv *priv, bool on)
|
|
{
|
|
struct regmap *reg = priv->reg;
|
|
u32 val, mask;
|
|
int ret;
|
|
|
|
if (on) {
|
|
val = CTRL5_USBOTG_RES_SEL | CTRL5_PICOPHY_ACAENB;
|
|
mask = val | CTRL5_PICOPHY_BC_MODE;
|
|
ret = regmap_update_bits(reg, SC_PERIPH_CTRL5, mask, val);
|
|
if (ret)
|
|
goto out;
|
|
|
|
val = CTRL4_PICO_VBUSVLDEXT | CTRL4_PICO_VBUSVLDEXTSEL |
|
|
CTRL4_OTG_PHY_SEL;
|
|
mask = val | CTRL4_PICO_SIDDQ | CTRL4_PICO_OGDISABLE;
|
|
ret = regmap_update_bits(reg, SC_PERIPH_CTRL4, mask, val);
|
|
if (ret)
|
|
goto out;
|
|
|
|
ret = regmap_write(reg, SC_PERIPH_CTRL8, EYE_PATTERN_PARA);
|
|
if (ret)
|
|
goto out;
|
|
} else {
|
|
val = CTRL4_PICO_SIDDQ;
|
|
mask = val;
|
|
ret = regmap_update_bits(reg, SC_PERIPH_CTRL4, mask, val);
|
|
if (ret)
|
|
goto out;
|
|
}
|
|
|
|
return 0;
|
|
out:
|
|
dev_err(priv->dev, "failed to setup phy ret: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
static int hi6220_phy_start(struct phy *phy)
|
|
{
|
|
struct hi6220_priv *priv = phy_get_drvdata(phy);
|
|
|
|
return hi6220_phy_setup(priv, true);
|
|
}
|
|
|
|
static int hi6220_phy_exit(struct phy *phy)
|
|
{
|
|
struct hi6220_priv *priv = phy_get_drvdata(phy);
|
|
|
|
return hi6220_phy_setup(priv, false);
|
|
}
|
|
|
|
static struct phy_ops hi6220_phy_ops = {
|
|
.init = hi6220_phy_start,
|
|
.exit = hi6220_phy_exit,
|
|
.owner = THIS_MODULE,
|
|
};
|
|
|
|
static int hi6220_phy_probe(struct platform_device *pdev)
|
|
{
|
|
struct phy_provider *phy_provider;
|
|
struct device *dev = &pdev->dev;
|
|
struct phy *phy;
|
|
struct hi6220_priv *priv;
|
|
|
|
priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
|
|
if (!priv)
|
|
return -ENOMEM;
|
|
|
|
priv->dev = dev;
|
|
priv->reg = syscon_regmap_lookup_by_phandle(dev->of_node,
|
|
"hisilicon,peripheral-syscon");
|
|
if (IS_ERR(priv->reg)) {
|
|
dev_err(dev, "no hisilicon,peripheral-syscon\n");
|
|
return PTR_ERR(priv->reg);
|
|
}
|
|
|
|
hi6220_phy_init(priv);
|
|
|
|
phy = devm_phy_create(dev, NULL, &hi6220_phy_ops);
|
|
if (IS_ERR(phy))
|
|
return PTR_ERR(phy);
|
|
|
|
phy_set_drvdata(phy, priv);
|
|
phy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate);
|
|
return PTR_ERR_OR_ZERO(phy_provider);
|
|
}
|
|
|
|
static const struct of_device_id hi6220_phy_of_match[] = {
|
|
{.compatible = "hisilicon,hi6220-usb-phy",},
|
|
{ },
|
|
};
|
|
MODULE_DEVICE_TABLE(of, hi6220_phy_of_match);
|
|
|
|
static struct platform_driver hi6220_phy_driver = {
|
|
.probe = hi6220_phy_probe,
|
|
.driver = {
|
|
.name = "hi6220-usb-phy",
|
|
.of_match_table = hi6220_phy_of_match,
|
|
}
|
|
};
|
|
module_platform_driver(hi6220_phy_driver);
|
|
|
|
MODULE_DESCRIPTION("HISILICON HI6220 USB PHY driver");
|
|
MODULE_ALIAS("platform:hi6220-usb-phy");
|
|
MODULE_LICENSE("GPL");
|