mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-29 12:19:39 +00:00
![Michal Simek](/assets/img/avatar_default.png)
The latest Xilinx design tools called ISE and EDK has been released in October 2013. New tool doesn't support any PPC405/PPC440 new designs. These platforms are no longer supported and tested. PowerPC 405/440 port is orphan from 2013 by commitcdeb89943b
("MAINTAINERS: Fix incorrect status tag") and commit19624236cc
("MAINTAINERS: Update Grant's email address and maintainership") that's why it is time to remove the support fot these platforms. Signed-off-by: Michal Simek <michal.simek@xilinx.com> Signed-off-by: Christophe Leroy <christophe.leroy@csgroup.eu> Acked-by: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au> Link: https://lore.kernel.org/r/8c593895e2cb57d232d85ce4d8c3a1aa7f0869cc.1590079968.git.christophe.leroy@csgroup.eu
54 lines
1.9 KiB
Makefile
54 lines
1.9 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
ccflags-$(CONFIG_PPC64) := $(NO_MINIMAL_TOC)
|
|
|
|
mpic-msi-obj-$(CONFIG_PCI_MSI) += mpic_msi.o mpic_u3msi.o
|
|
obj-$(CONFIG_MPIC) += mpic.o $(mpic-msi-obj-y)
|
|
obj-$(CONFIG_MPIC_TIMER) += mpic_timer.o
|
|
obj-$(CONFIG_FSL_MPIC_TIMER_WAKEUP) += fsl_mpic_timer_wakeup.o
|
|
mpic-msgr-obj-$(CONFIG_MPIC_MSGR) += mpic_msgr.o
|
|
obj-$(CONFIG_MPIC) += mpic.o $(mpic-msi-obj-y) $(mpic-msgr-obj-y)
|
|
obj-$(CONFIG_PPC_EPAPR_HV_PIC) += ehv_pic.o
|
|
fsl-msi-obj-$(CONFIG_PCI_MSI) += fsl_msi.o
|
|
obj-$(CONFIG_PPC_MSI_BITMAP) += msi_bitmap.o
|
|
|
|
obj-$(CONFIG_PPC_MPC106) += grackle.o
|
|
obj-$(CONFIG_PPC_DCR_NATIVE) += dcr-low.o
|
|
obj-$(CONFIG_PPC_PMI) += pmi.o
|
|
obj-$(CONFIG_U3_DART) += dart_iommu.o
|
|
obj-$(CONFIG_MMIO_NVRAM) += mmio_nvram.o
|
|
obj-$(CONFIG_FSL_SOC) += fsl_soc.o fsl_mpic_err.o
|
|
obj-$(CONFIG_FSL_PCI) += fsl_pci.o $(fsl-msi-obj-y)
|
|
obj-$(CONFIG_FSL_PMC) += fsl_pmc.o
|
|
obj-$(CONFIG_FSL_CORENET_RCPM) += fsl_rcpm.o
|
|
obj-$(CONFIG_FSL_LBC) += fsl_lbc.o
|
|
obj-$(CONFIG_FSL_GTM) += fsl_gtm.o
|
|
obj-$(CONFIG_FSL_85XX_CACHE_SRAM) += fsl_85xx_l2ctlr.o fsl_85xx_cache_sram.o
|
|
obj-$(CONFIG_FSL_RIO) += fsl_rio.o fsl_rmu.o
|
|
obj-$(CONFIG_TSI108_BRIDGE) += tsi108_pci.o tsi108_dev.o
|
|
obj-$(CONFIG_RTC_DRV_CMOS) += rtc_cmos_setup.o
|
|
|
|
obj-$(CONFIG_PPC_INDIRECT_PCI) += indirect_pci.o
|
|
obj-$(CONFIG_PPC_I8259) += i8259.o
|
|
obj-$(CONFIG_IPIC) += ipic.o
|
|
obj-$(CONFIG_OF_RTC) += of_rtc.o
|
|
|
|
obj-$(CONFIG_CPM) += cpm_common.o
|
|
obj-$(CONFIG_CPM2) += cpm2.o cpm2_pic.o cpm_gpio.o
|
|
obj-$(CONFIG_8xx_GPIO) += cpm_gpio.o
|
|
obj-$(CONFIG_QUICC_ENGINE) += cpm_common.o
|
|
obj-$(CONFIG_PPC_DCR) += dcr.o
|
|
|
|
obj-$(CONFIG_PPC_MPC512x) += mpc5xxx_clocks.o
|
|
obj-$(CONFIG_PPC_MPC52xx) += mpc5xxx_clocks.o
|
|
|
|
ifdef CONFIG_SUSPEND
|
|
obj-$(CONFIG_PPC_BOOK3S_32) += 6xx-suspend.o
|
|
endif
|
|
|
|
obj-$(CONFIG_PPC_EARLY_DEBUG_MEMCONS) += udbg_memcons.o
|
|
|
|
obj-$(CONFIG_PPC_XICS) += xics/
|
|
obj-$(CONFIG_PPC_XIVE) += xive/
|
|
|
|
obj-$(CONFIG_GE_FPGA) += ge/
|