mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-29 04:09:39 +00:00
![Daniel Palmer](/assets/img/avatar_default.png)
Header adds defines for the gpio number of each pad from the driver view. The gpio block seems to have enough registers for 128 lines but what line is mapped to a physical pin depends on the chip. The gpio block also seems to contain some registers that are not related to gpio but needed somewhere to go. Because of the above the driver itself uses the index of a pin's offset in an array of the possible offsets for a chip as the gpio number. Signed-off-by: Daniel Palmer <daniel@0x0f.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
53 lines
2.1 KiB
C
53 lines
2.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */
|
|
/*
|
|
* GPIO definitions for MStar/SigmaStar MSC313 and later SoCs
|
|
*
|
|
* Copyright (C) 2020 Daniel Palmer <daniel@thingy.jp>
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_MSC313_GPIO_H
|
|
#define _DT_BINDINGS_MSC313_GPIO_H
|
|
|
|
#define MSC313_GPIO_FUART 0
|
|
#define MSC313_GPIO_FUART_RX (MSC313_GPIO_FUART + 0)
|
|
#define MSC313_GPIO_FUART_TX (MSC313_GPIO_FUART + 1)
|
|
#define MSC313_GPIO_FUART_CTS (MSC313_GPIO_FUART + 2)
|
|
#define MSC313_GPIO_FUART_RTS (MSC313_GPIO_FUART + 3)
|
|
|
|
#define MSC313_GPIO_SR (MSC313_GPIO_FUART_RTS + 1)
|
|
#define MSC313_GPIO_SR_IO2 (MSC313_GPIO_SR + 0)
|
|
#define MSC313_GPIO_SR_IO3 (MSC313_GPIO_SR + 1)
|
|
#define MSC313_GPIO_SR_IO4 (MSC313_GPIO_SR + 2)
|
|
#define MSC313_GPIO_SR_IO5 (MSC313_GPIO_SR + 3)
|
|
#define MSC313_GPIO_SR_IO6 (MSC313_GPIO_SR + 4)
|
|
#define MSC313_GPIO_SR_IO7 (MSC313_GPIO_SR + 5)
|
|
#define MSC313_GPIO_SR_IO8 (MSC313_GPIO_SR + 6)
|
|
#define MSC313_GPIO_SR_IO9 (MSC313_GPIO_SR + 7)
|
|
#define MSC313_GPIO_SR_IO10 (MSC313_GPIO_SR + 8)
|
|
#define MSC313_GPIO_SR_IO11 (MSC313_GPIO_SR + 9)
|
|
#define MSC313_GPIO_SR_IO12 (MSC313_GPIO_SR + 10)
|
|
#define MSC313_GPIO_SR_IO13 (MSC313_GPIO_SR + 11)
|
|
#define MSC313_GPIO_SR_IO14 (MSC313_GPIO_SR + 12)
|
|
#define MSC313_GPIO_SR_IO15 (MSC313_GPIO_SR + 13)
|
|
#define MSC313_GPIO_SR_IO16 (MSC313_GPIO_SR + 14)
|
|
#define MSC313_GPIO_SR_IO17 (MSC313_GPIO_SR + 15)
|
|
|
|
#define MSC313_GPIO_SD (MSC313_GPIO_SR_IO17 + 1)
|
|
#define MSC313_GPIO_SD_CLK (MSC313_GPIO_SD + 0)
|
|
#define MSC313_GPIO_SD_CMD (MSC313_GPIO_SD + 1)
|
|
#define MSC313_GPIO_SD_D0 (MSC313_GPIO_SD + 2)
|
|
#define MSC313_GPIO_SD_D1 (MSC313_GPIO_SD + 3)
|
|
#define MSC313_GPIO_SD_D2 (MSC313_GPIO_SD + 4)
|
|
#define MSC313_GPIO_SD_D3 (MSC313_GPIO_SD + 5)
|
|
|
|
#define MSC313_GPIO_I2C1 (MSC313_GPIO_SD_D3 + 1)
|
|
#define MSC313_GPIO_I2C1_SCL (MSC313_GPIO_I2C1 + 0)
|
|
#define MSC313_GPIO_I2C1_SDA (MSC313_GPIO_I2C1 + 1)
|
|
|
|
#define MSC313_GPIO_SPI0 (MSC313_GPIO_I2C1_SDA + 1)
|
|
#define MSC313_GPIO_SPI0_CZ (MSC313_GPIO_SPI0 + 0)
|
|
#define MSC313_GPIO_SPI0_CK (MSC313_GPIO_SPI0 + 1)
|
|
#define MSC313_GPIO_SPI0_DI (MSC313_GPIO_SPI0 + 2)
|
|
#define MSC313_GPIO_SPI0_DO (MSC313_GPIO_SPI0 + 3)
|
|
|
|
#endif /* _DT_BINDINGS_MSC313_GPIO_H */
|