linux-stable/arch/mips/boot
Artur Rojek 7b3fd8109b
MIPS: JZ4780: CI20: DTS: add SPI controller config
1. Add nodes for the two SPI controllers found in MIPS Creator CI20.
2. Reparent SPI clock source to effectively use MPLL and set its clock
   rate to 54MHz.

NOTE: To use the SPI controllers, `pinctrl-0` property must be set in
order to configure the used pins. As SPI functionality is multiplexed on
multiple pin groups, this choice is left to the user.

An example configuration:
```
 &spi0 {
         pinctrl-0 = <&pins_spi0>;
 }

 pins_spi0: spi0 {
         function = "ssi0";
         groups = "ssi0-dt-e", "ssi0-dr-e", "ssi0-clk-e",
                  "ssi0-ce0-e", "ssi0-ce1-e";
         bias-disable;
 };
```
Consult the CI20 pinout description for more details.

Signed-off-by: Artur Rojek <contact@artur-rojek.eu>
Link: https://lore.kernel.org/r/20210830230139.21476-4-contact@artur-rojek.eu
Signed-off-by: Mark Brown <broonie@kernel.org>
2021-09-13 02:00:27 +01:00
..
compressed mips: disable branch profiling in boot/decompress.o 2021-07-05 17:04:01 +02:00
dts MIPS: JZ4780: CI20: DTS: add SPI controller config 2021-09-13 02:00:27 +01:00
tools .gitignore: add SPDX License Identifier 2020-03-25 11:50:48 +01:00
.gitignore mips: boot: clean up self-extracting targets scenarios 2020-11-12 23:46:45 +01:00
ecoff.h MIPS: Make elf2ecoff work on 64bit host machines 2018-06-24 09:25:24 -07:00
elf2ecoff.c MIPS: Make elf2ecoff work on 64bit host machines 2018-06-24 09:25:24 -07:00
Makefile kbuild: rename hostprogs-y/always to hostprogs/always-y 2020-02-04 01:53:07 +09:00