mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-11-01 00:48:50 +00:00
cd98e85a6b
This patch implements image conversion support using the IC tasks, with
tiling to support scaling to and from images up to 4096x4096. Image
rotation is also supported. Image conversion requests are added to
a run queue under the IC tasks.
The internal API is subsystem agnostic (no V4L2 dependency except
for the use of V4L2 fourcc pixel formats).
Callers prepare for image conversion by calling
ipu_image_convert_prepare(), which initializes the parameters of
the conversion. The caller passes in the ipu and IC task to use for
the conversion, the input and output image formats, a rotation mode,
and a completion callback and completion context pointer:
struct ipu_image_converter_ctx *
ipu_image_convert_prepare(struct ipu_soc *ipu, enum ipu_ic_task ic_task,
struct ipu_image *in, struct ipu_image *out,
enum ipu_rotate_mode rot_mode,
ipu_image_converter_cb_t complete,
void *complete_context);
A new conversion context is created that is added to an IC task
context queue. The caller is given the new conversion context,
which can then be passed to the further APIs:
int ipu_image_convert_queue(struct ipu_image_converter_run *run);
This queues the given image conversion request run to a run queue,
and starts the conversion immediately if the run queue is empty. Only
the physaddr's of the input and output image buffers are needed,
since the conversion context was created previously with
ipu_image_convert_prepare(). When the conversion completes, the run
pointer is returned to the completion callback.
void ipu_image_convert_abort(struct ipu_image_converter_ctx *ctx);
This will abort any active or pending conversions for this context.
Any currently active or pending runs belonging to this context are
returned via the completion callback with an error status.
void ipu_image_convert_unprepare(struct ipu_image_converter_ctx *ctx);
Unprepares the conversion context. Any active or pending runs will
be aborted by calling ipu_image_convert_abort().
Signed-off-by: Steve Longerbeam <steve_longerbeam@mentor.com>
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
262 lines
8.3 KiB
C
262 lines
8.3 KiB
C
/*
|
|
* Copyright (c) 2010 Sascha Hauer <s.hauer@pengutronix.de>
|
|
* Copyright (C) 2005-2009 Freescale Semiconductor, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
* or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
* for more details.
|
|
*/
|
|
#ifndef __IPU_PRV_H__
|
|
#define __IPU_PRV_H__
|
|
|
|
struct ipu_soc;
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/device.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <video/imx-ipu-v3.h>
|
|
|
|
#define IPU_MCU_T_DEFAULT 8
|
|
#define IPU_CM_IDMAC_REG_OFS 0x00008000
|
|
#define IPU_CM_IC_REG_OFS 0x00020000
|
|
#define IPU_CM_IRT_REG_OFS 0x00028000
|
|
#define IPU_CM_CSI0_REG_OFS 0x00030000
|
|
#define IPU_CM_CSI1_REG_OFS 0x00038000
|
|
#define IPU_CM_SMFC_REG_OFS 0x00050000
|
|
#define IPU_CM_DC_REG_OFS 0x00058000
|
|
#define IPU_CM_DMFC_REG_OFS 0x00060000
|
|
|
|
/* Register addresses */
|
|
/* IPU Common registers */
|
|
#define IPU_CM_REG(offset) (offset)
|
|
|
|
#define IPU_CONF IPU_CM_REG(0)
|
|
|
|
#define IPU_SRM_PRI1 IPU_CM_REG(0x00a0)
|
|
#define IPU_SRM_PRI2 IPU_CM_REG(0x00a4)
|
|
#define IPU_FS_PROC_FLOW1 IPU_CM_REG(0x00a8)
|
|
#define IPU_FS_PROC_FLOW2 IPU_CM_REG(0x00ac)
|
|
#define IPU_FS_PROC_FLOW3 IPU_CM_REG(0x00b0)
|
|
#define IPU_FS_DISP_FLOW1 IPU_CM_REG(0x00b4)
|
|
#define IPU_FS_DISP_FLOW2 IPU_CM_REG(0x00b8)
|
|
#define IPU_SKIP IPU_CM_REG(0x00bc)
|
|
#define IPU_DISP_ALT_CONF IPU_CM_REG(0x00c0)
|
|
#define IPU_DISP_GEN IPU_CM_REG(0x00c4)
|
|
#define IPU_DISP_ALT1 IPU_CM_REG(0x00c8)
|
|
#define IPU_DISP_ALT2 IPU_CM_REG(0x00cc)
|
|
#define IPU_DISP_ALT3 IPU_CM_REG(0x00d0)
|
|
#define IPU_DISP_ALT4 IPU_CM_REG(0x00d4)
|
|
#define IPU_SNOOP IPU_CM_REG(0x00d8)
|
|
#define IPU_MEM_RST IPU_CM_REG(0x00dc)
|
|
#define IPU_PM IPU_CM_REG(0x00e0)
|
|
#define IPU_GPR IPU_CM_REG(0x00e4)
|
|
#define IPU_CHA_DB_MODE_SEL(ch) IPU_CM_REG(0x0150 + 4 * ((ch) / 32))
|
|
#define IPU_ALT_CHA_DB_MODE_SEL(ch) IPU_CM_REG(0x0168 + 4 * ((ch) / 32))
|
|
#define IPU_CHA_CUR_BUF(ch) IPU_CM_REG(0x023C + 4 * ((ch) / 32))
|
|
#define IPU_ALT_CUR_BUF0 IPU_CM_REG(0x0244)
|
|
#define IPU_ALT_CUR_BUF1 IPU_CM_REG(0x0248)
|
|
#define IPU_SRM_STAT IPU_CM_REG(0x024C)
|
|
#define IPU_PROC_TASK_STAT IPU_CM_REG(0x0250)
|
|
#define IPU_DISP_TASK_STAT IPU_CM_REG(0x0254)
|
|
#define IPU_CHA_BUF0_RDY(ch) IPU_CM_REG(0x0268 + 4 * ((ch) / 32))
|
|
#define IPU_CHA_BUF1_RDY(ch) IPU_CM_REG(0x0270 + 4 * ((ch) / 32))
|
|
#define IPU_CHA_BUF2_RDY(ch) IPU_CM_REG(0x0288 + 4 * ((ch) / 32))
|
|
#define IPU_ALT_CHA_BUF0_RDY(ch) IPU_CM_REG(0x0278 + 4 * ((ch) / 32))
|
|
#define IPU_ALT_CHA_BUF1_RDY(ch) IPU_CM_REG(0x0280 + 4 * ((ch) / 32))
|
|
|
|
#define IPU_INT_CTRL(n) IPU_CM_REG(0x003C + 4 * (n))
|
|
#define IPU_INT_STAT(n) IPU_CM_REG(0x0200 + 4 * (n))
|
|
|
|
/* FS_PROC_FLOW1 */
|
|
#define FS_PRPENC_ROT_SRC_SEL_MASK (0xf << 0)
|
|
#define FS_PRPENC_ROT_SRC_SEL_ENC (0x7 << 0)
|
|
#define FS_PRPVF_ROT_SRC_SEL_MASK (0xf << 8)
|
|
#define FS_PRPVF_ROT_SRC_SEL_VF (0x8 << 8)
|
|
#define FS_PP_SRC_SEL_MASK (0xf << 12)
|
|
#define FS_PP_ROT_SRC_SEL_MASK (0xf << 16)
|
|
#define FS_PP_ROT_SRC_SEL_PP (0x5 << 16)
|
|
#define FS_VDI1_SRC_SEL_MASK (0x3 << 20)
|
|
#define FS_VDI3_SRC_SEL_MASK (0x3 << 20)
|
|
#define FS_PRP_SRC_SEL_MASK (0xf << 24)
|
|
#define FS_VDI_SRC_SEL_MASK (0x3 << 28)
|
|
#define FS_VDI_SRC_SEL_CSI_DIRECT (0x1 << 28)
|
|
#define FS_VDI_SRC_SEL_VDOA (0x2 << 28)
|
|
|
|
/* FS_PROC_FLOW2 */
|
|
#define FS_PRP_ENC_DEST_SEL_MASK (0xf << 0)
|
|
#define FS_PRP_ENC_DEST_SEL_IRT_ENC (0x1 << 0)
|
|
#define FS_PRPVF_DEST_SEL_MASK (0xf << 4)
|
|
#define FS_PRPVF_DEST_SEL_IRT_VF (0x1 << 4)
|
|
#define FS_PRPVF_ROT_DEST_SEL_MASK (0xf << 8)
|
|
#define FS_PP_DEST_SEL_MASK (0xf << 12)
|
|
#define FS_PP_DEST_SEL_IRT_PP (0x3 << 12)
|
|
#define FS_PP_ROT_DEST_SEL_MASK (0xf << 16)
|
|
#define FS_PRPENC_ROT_DEST_SEL_MASK (0xf << 20)
|
|
#define FS_PRP_DEST_SEL_MASK (0xf << 24)
|
|
|
|
#define IPU_DI0_COUNTER_RELEASE (1 << 24)
|
|
#define IPU_DI1_COUNTER_RELEASE (1 << 25)
|
|
|
|
#define IPU_IDMAC_REG(offset) (offset)
|
|
|
|
#define IDMAC_CONF IPU_IDMAC_REG(0x0000)
|
|
#define IDMAC_CHA_EN(ch) IPU_IDMAC_REG(0x0004 + 4 * ((ch) / 32))
|
|
#define IDMAC_SEP_ALPHA IPU_IDMAC_REG(0x000c)
|
|
#define IDMAC_ALT_SEP_ALPHA IPU_IDMAC_REG(0x0010)
|
|
#define IDMAC_CHA_PRI(ch) IPU_IDMAC_REG(0x0014 + 4 * ((ch) / 32))
|
|
#define IDMAC_WM_EN(ch) IPU_IDMAC_REG(0x001c + 4 * ((ch) / 32))
|
|
#define IDMAC_CH_LOCK_EN_1 IPU_IDMAC_REG(0x0024)
|
|
#define IDMAC_CH_LOCK_EN_2 IPU_IDMAC_REG(0x0028)
|
|
#define IDMAC_SUB_ADDR_0 IPU_IDMAC_REG(0x002c)
|
|
#define IDMAC_SUB_ADDR_1 IPU_IDMAC_REG(0x0030)
|
|
#define IDMAC_SUB_ADDR_2 IPU_IDMAC_REG(0x0034)
|
|
#define IDMAC_BAND_EN(ch) IPU_IDMAC_REG(0x0040 + 4 * ((ch) / 32))
|
|
#define IDMAC_CHA_BUSY(ch) IPU_IDMAC_REG(0x0100 + 4 * ((ch) / 32))
|
|
|
|
#define IPU_NUM_IRQS (32 * 15)
|
|
|
|
enum ipu_modules {
|
|
IPU_CONF_CSI0_EN = (1 << 0),
|
|
IPU_CONF_CSI1_EN = (1 << 1),
|
|
IPU_CONF_IC_EN = (1 << 2),
|
|
IPU_CONF_ROT_EN = (1 << 3),
|
|
IPU_CONF_ISP_EN = (1 << 4),
|
|
IPU_CONF_DP_EN = (1 << 5),
|
|
IPU_CONF_DI0_EN = (1 << 6),
|
|
IPU_CONF_DI1_EN = (1 << 7),
|
|
IPU_CONF_SMFC_EN = (1 << 8),
|
|
IPU_CONF_DC_EN = (1 << 9),
|
|
IPU_CONF_DMFC_EN = (1 << 10),
|
|
|
|
IPU_CONF_VDI_EN = (1 << 12),
|
|
|
|
IPU_CONF_IDMAC_DIS = (1 << 22),
|
|
|
|
IPU_CONF_IC_DMFC_SEL = (1 << 25),
|
|
IPU_CONF_IC_DMFC_SYNC = (1 << 26),
|
|
IPU_CONF_VDI_DMFC_SYNC = (1 << 27),
|
|
|
|
IPU_CONF_CSI0_DATA_SOURCE = (1 << 28),
|
|
IPU_CONF_CSI1_DATA_SOURCE = (1 << 29),
|
|
IPU_CONF_IC_INPUT = (1 << 30),
|
|
IPU_CONF_CSI_SEL = (1 << 31),
|
|
};
|
|
|
|
struct ipuv3_channel {
|
|
unsigned int num;
|
|
|
|
bool enabled;
|
|
bool busy;
|
|
|
|
struct ipu_soc *ipu;
|
|
};
|
|
|
|
struct ipu_cpmem;
|
|
struct ipu_csi;
|
|
struct ipu_dc_priv;
|
|
struct ipu_dmfc_priv;
|
|
struct ipu_di;
|
|
struct ipu_ic_priv;
|
|
struct ipu_vdi;
|
|
struct ipu_image_convert_priv;
|
|
struct ipu_smfc_priv;
|
|
|
|
struct ipu_devtype;
|
|
|
|
struct ipu_soc {
|
|
struct device *dev;
|
|
const struct ipu_devtype *devtype;
|
|
enum ipuv3_type ipu_type;
|
|
spinlock_t lock;
|
|
struct mutex channel_lock;
|
|
|
|
void __iomem *cm_reg;
|
|
void __iomem *idmac_reg;
|
|
|
|
int id;
|
|
int usecount;
|
|
|
|
struct clk *clk;
|
|
|
|
struct ipuv3_channel channel[64];
|
|
|
|
int irq_sync;
|
|
int irq_err;
|
|
struct irq_domain *domain;
|
|
|
|
struct ipu_cpmem *cpmem_priv;
|
|
struct ipu_dc_priv *dc_priv;
|
|
struct ipu_dp_priv *dp_priv;
|
|
struct ipu_dmfc_priv *dmfc_priv;
|
|
struct ipu_di *di_priv[2];
|
|
struct ipu_csi *csi_priv[2];
|
|
struct ipu_ic_priv *ic_priv;
|
|
struct ipu_vdi *vdi_priv;
|
|
struct ipu_image_convert_priv *image_convert_priv;
|
|
struct ipu_smfc_priv *smfc_priv;
|
|
};
|
|
|
|
static inline u32 ipu_idmac_read(struct ipu_soc *ipu, unsigned offset)
|
|
{
|
|
return readl(ipu->idmac_reg + offset);
|
|
}
|
|
|
|
static inline void ipu_idmac_write(struct ipu_soc *ipu, u32 value,
|
|
unsigned offset)
|
|
{
|
|
writel(value, ipu->idmac_reg + offset);
|
|
}
|
|
|
|
void ipu_srm_dp_sync_update(struct ipu_soc *ipu);
|
|
|
|
int ipu_module_enable(struct ipu_soc *ipu, u32 mask);
|
|
int ipu_module_disable(struct ipu_soc *ipu, u32 mask);
|
|
|
|
bool ipu_idmac_channel_busy(struct ipu_soc *ipu, unsigned int chno);
|
|
int ipu_wait_interrupt(struct ipu_soc *ipu, int irq, int ms);
|
|
|
|
int ipu_csi_init(struct ipu_soc *ipu, struct device *dev, int id,
|
|
unsigned long base, u32 module, struct clk *clk_ipu);
|
|
void ipu_csi_exit(struct ipu_soc *ipu, int id);
|
|
|
|
int ipu_ic_init(struct ipu_soc *ipu, struct device *dev,
|
|
unsigned long base, unsigned long tpmem_base);
|
|
void ipu_ic_exit(struct ipu_soc *ipu);
|
|
|
|
int ipu_vdi_init(struct ipu_soc *ipu, struct device *dev,
|
|
unsigned long base, u32 module);
|
|
void ipu_vdi_exit(struct ipu_soc *ipu);
|
|
|
|
int ipu_image_convert_init(struct ipu_soc *ipu, struct device *dev);
|
|
void ipu_image_convert_exit(struct ipu_soc *ipu);
|
|
|
|
int ipu_di_init(struct ipu_soc *ipu, struct device *dev, int id,
|
|
unsigned long base, u32 module, struct clk *ipu_clk);
|
|
void ipu_di_exit(struct ipu_soc *ipu, int id);
|
|
|
|
int ipu_dmfc_init(struct ipu_soc *ipu, struct device *dev, unsigned long base,
|
|
struct clk *ipu_clk);
|
|
void ipu_dmfc_exit(struct ipu_soc *ipu);
|
|
|
|
int ipu_dp_init(struct ipu_soc *ipu, struct device *dev, unsigned long base);
|
|
void ipu_dp_exit(struct ipu_soc *ipu);
|
|
|
|
int ipu_dc_init(struct ipu_soc *ipu, struct device *dev, unsigned long base,
|
|
unsigned long template_base);
|
|
void ipu_dc_exit(struct ipu_soc *ipu);
|
|
|
|
int ipu_cpmem_init(struct ipu_soc *ipu, struct device *dev, unsigned long base);
|
|
void ipu_cpmem_exit(struct ipu_soc *ipu);
|
|
|
|
int ipu_smfc_init(struct ipu_soc *ipu, struct device *dev, unsigned long base);
|
|
void ipu_smfc_exit(struct ipu_soc *ipu);
|
|
|
|
#endif /* __IPU_PRV_H__ */
|