mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-31 00:17:44 +00:00
5d031e9e7e
Driver for ethernet on mpc5200/mpc5200b SoCs (FEC). Signed-off-by: Domen Puncer <domen.puncer@telargo.com> Acked-by: Dale Farnsworth <dale@farnsworth.org> Signed-off-by: Jeff Garzik <jeff@garzik.org>
313 lines
9.9 KiB
C
313 lines
9.9 KiB
C
/*
|
|
* drivers/drivers/net/fec_mpc52xx/fec.h
|
|
*
|
|
* Driver for the MPC5200 Fast Ethernet Controller
|
|
*
|
|
* Author: Dale Farnsworth <dfarnsworth@mvista.com>
|
|
*
|
|
* 2003-2004 (c) MontaVista, Software, Inc. This file is licensed under
|
|
* the terms of the GNU General Public License version 2. This program
|
|
* is licensed "as is" without any warranty of any kind, whether express
|
|
* or implied.
|
|
*/
|
|
|
|
#ifndef __DRIVERS_NET_MPC52XX_FEC_H__
|
|
#define __DRIVERS_NET_MPC52XX_FEC_H__
|
|
|
|
#include <linux/phy.h>
|
|
|
|
/* Tunable constant */
|
|
/* FEC_RX_BUFFER_SIZE includes 4 bytes for CRC32 */
|
|
#define FEC_RX_BUFFER_SIZE 1522 /* max receive packet size */
|
|
#define FEC_RX_NUM_BD 256
|
|
#define FEC_TX_NUM_BD 64
|
|
|
|
#define FEC_RESET_DELAY 50 /* uS */
|
|
|
|
#define FEC_WATCHDOG_TIMEOUT ((400*HZ)/1000)
|
|
|
|
struct mpc52xx_fec_priv {
|
|
int duplex;
|
|
int r_irq;
|
|
int t_irq;
|
|
struct mpc52xx_fec __iomem *fec;
|
|
struct bcom_task *rx_dmatsk;
|
|
struct bcom_task *tx_dmatsk;
|
|
spinlock_t lock;
|
|
int msg_enable;
|
|
|
|
int has_phy;
|
|
unsigned int phy_speed;
|
|
unsigned int phy_addr;
|
|
struct phy_device *phydev;
|
|
enum phy_state link;
|
|
int speed;
|
|
};
|
|
|
|
|
|
/* ======================================================================== */
|
|
/* Hardware register sets & bits */
|
|
/* ======================================================================== */
|
|
|
|
struct mpc52xx_fec {
|
|
u32 fec_id; /* FEC + 0x000 */
|
|
u32 ievent; /* FEC + 0x004 */
|
|
u32 imask; /* FEC + 0x008 */
|
|
|
|
u32 reserved0[1]; /* FEC + 0x00C */
|
|
u32 r_des_active; /* FEC + 0x010 */
|
|
u32 x_des_active; /* FEC + 0x014 */
|
|
u32 r_des_active_cl; /* FEC + 0x018 */
|
|
u32 x_des_active_cl; /* FEC + 0x01C */
|
|
u32 ivent_set; /* FEC + 0x020 */
|
|
u32 ecntrl; /* FEC + 0x024 */
|
|
|
|
u32 reserved1[6]; /* FEC + 0x028-03C */
|
|
u32 mii_data; /* FEC + 0x040 */
|
|
u32 mii_speed; /* FEC + 0x044 */
|
|
u32 mii_status; /* FEC + 0x048 */
|
|
|
|
u32 reserved2[5]; /* FEC + 0x04C-05C */
|
|
u32 mib_data; /* FEC + 0x060 */
|
|
u32 mib_control; /* FEC + 0x064 */
|
|
|
|
u32 reserved3[6]; /* FEC + 0x068-7C */
|
|
u32 r_activate; /* FEC + 0x080 */
|
|
u32 r_cntrl; /* FEC + 0x084 */
|
|
u32 r_hash; /* FEC + 0x088 */
|
|
u32 r_data; /* FEC + 0x08C */
|
|
u32 ar_done; /* FEC + 0x090 */
|
|
u32 r_test; /* FEC + 0x094 */
|
|
u32 r_mib; /* FEC + 0x098 */
|
|
u32 r_da_low; /* FEC + 0x09C */
|
|
u32 r_da_high; /* FEC + 0x0A0 */
|
|
|
|
u32 reserved4[7]; /* FEC + 0x0A4-0BC */
|
|
u32 x_activate; /* FEC + 0x0C0 */
|
|
u32 x_cntrl; /* FEC + 0x0C4 */
|
|
u32 backoff; /* FEC + 0x0C8 */
|
|
u32 x_data; /* FEC + 0x0CC */
|
|
u32 x_status; /* FEC + 0x0D0 */
|
|
u32 x_mib; /* FEC + 0x0D4 */
|
|
u32 x_test; /* FEC + 0x0D8 */
|
|
u32 fdxfc_da1; /* FEC + 0x0DC */
|
|
u32 fdxfc_da2; /* FEC + 0x0E0 */
|
|
u32 paddr1; /* FEC + 0x0E4 */
|
|
u32 paddr2; /* FEC + 0x0E8 */
|
|
u32 op_pause; /* FEC + 0x0EC */
|
|
|
|
u32 reserved5[4]; /* FEC + 0x0F0-0FC */
|
|
u32 instr_reg; /* FEC + 0x100 */
|
|
u32 context_reg; /* FEC + 0x104 */
|
|
u32 test_cntrl; /* FEC + 0x108 */
|
|
u32 acc_reg; /* FEC + 0x10C */
|
|
u32 ones; /* FEC + 0x110 */
|
|
u32 zeros; /* FEC + 0x114 */
|
|
u32 iaddr1; /* FEC + 0x118 */
|
|
u32 iaddr2; /* FEC + 0x11C */
|
|
u32 gaddr1; /* FEC + 0x120 */
|
|
u32 gaddr2; /* FEC + 0x124 */
|
|
u32 random; /* FEC + 0x128 */
|
|
u32 rand1; /* FEC + 0x12C */
|
|
u32 tmp; /* FEC + 0x130 */
|
|
|
|
u32 reserved6[3]; /* FEC + 0x134-13C */
|
|
u32 fifo_id; /* FEC + 0x140 */
|
|
u32 x_wmrk; /* FEC + 0x144 */
|
|
u32 fcntrl; /* FEC + 0x148 */
|
|
u32 r_bound; /* FEC + 0x14C */
|
|
u32 r_fstart; /* FEC + 0x150 */
|
|
u32 r_count; /* FEC + 0x154 */
|
|
u32 r_lag; /* FEC + 0x158 */
|
|
u32 r_read; /* FEC + 0x15C */
|
|
u32 r_write; /* FEC + 0x160 */
|
|
u32 x_count; /* FEC + 0x164 */
|
|
u32 x_lag; /* FEC + 0x168 */
|
|
u32 x_retry; /* FEC + 0x16C */
|
|
u32 x_write; /* FEC + 0x170 */
|
|
u32 x_read; /* FEC + 0x174 */
|
|
|
|
u32 reserved7[2]; /* FEC + 0x178-17C */
|
|
u32 fm_cntrl; /* FEC + 0x180 */
|
|
u32 rfifo_data; /* FEC + 0x184 */
|
|
u32 rfifo_status; /* FEC + 0x188 */
|
|
u32 rfifo_cntrl; /* FEC + 0x18C */
|
|
u32 rfifo_lrf_ptr; /* FEC + 0x190 */
|
|
u32 rfifo_lwf_ptr; /* FEC + 0x194 */
|
|
u32 rfifo_alarm; /* FEC + 0x198 */
|
|
u32 rfifo_rdptr; /* FEC + 0x19C */
|
|
u32 rfifo_wrptr; /* FEC + 0x1A0 */
|
|
u32 tfifo_data; /* FEC + 0x1A4 */
|
|
u32 tfifo_status; /* FEC + 0x1A8 */
|
|
u32 tfifo_cntrl; /* FEC + 0x1AC */
|
|
u32 tfifo_lrf_ptr; /* FEC + 0x1B0 */
|
|
u32 tfifo_lwf_ptr; /* FEC + 0x1B4 */
|
|
u32 tfifo_alarm; /* FEC + 0x1B8 */
|
|
u32 tfifo_rdptr; /* FEC + 0x1BC */
|
|
u32 tfifo_wrptr; /* FEC + 0x1C0 */
|
|
|
|
u32 reset_cntrl; /* FEC + 0x1C4 */
|
|
u32 xmit_fsm; /* FEC + 0x1C8 */
|
|
|
|
u32 reserved8[3]; /* FEC + 0x1CC-1D4 */
|
|
u32 rdes_data0; /* FEC + 0x1D8 */
|
|
u32 rdes_data1; /* FEC + 0x1DC */
|
|
u32 r_length; /* FEC + 0x1E0 */
|
|
u32 x_length; /* FEC + 0x1E4 */
|
|
u32 x_addr; /* FEC + 0x1E8 */
|
|
u32 cdes_data; /* FEC + 0x1EC */
|
|
u32 status; /* FEC + 0x1F0 */
|
|
u32 dma_control; /* FEC + 0x1F4 */
|
|
u32 des_cmnd; /* FEC + 0x1F8 */
|
|
u32 data; /* FEC + 0x1FC */
|
|
|
|
u32 rmon_t_drop; /* FEC + 0x200 */
|
|
u32 rmon_t_packets; /* FEC + 0x204 */
|
|
u32 rmon_t_bc_pkt; /* FEC + 0x208 */
|
|
u32 rmon_t_mc_pkt; /* FEC + 0x20C */
|
|
u32 rmon_t_crc_align; /* FEC + 0x210 */
|
|
u32 rmon_t_undersize; /* FEC + 0x214 */
|
|
u32 rmon_t_oversize; /* FEC + 0x218 */
|
|
u32 rmon_t_frag; /* FEC + 0x21C */
|
|
u32 rmon_t_jab; /* FEC + 0x220 */
|
|
u32 rmon_t_col; /* FEC + 0x224 */
|
|
u32 rmon_t_p64; /* FEC + 0x228 */
|
|
u32 rmon_t_p65to127; /* FEC + 0x22C */
|
|
u32 rmon_t_p128to255; /* FEC + 0x230 */
|
|
u32 rmon_t_p256to511; /* FEC + 0x234 */
|
|
u32 rmon_t_p512to1023; /* FEC + 0x238 */
|
|
u32 rmon_t_p1024to2047; /* FEC + 0x23C */
|
|
u32 rmon_t_p_gte2048; /* FEC + 0x240 */
|
|
u32 rmon_t_octets; /* FEC + 0x244 */
|
|
u32 ieee_t_drop; /* FEC + 0x248 */
|
|
u32 ieee_t_frame_ok; /* FEC + 0x24C */
|
|
u32 ieee_t_1col; /* FEC + 0x250 */
|
|
u32 ieee_t_mcol; /* FEC + 0x254 */
|
|
u32 ieee_t_def; /* FEC + 0x258 */
|
|
u32 ieee_t_lcol; /* FEC + 0x25C */
|
|
u32 ieee_t_excol; /* FEC + 0x260 */
|
|
u32 ieee_t_macerr; /* FEC + 0x264 */
|
|
u32 ieee_t_cserr; /* FEC + 0x268 */
|
|
u32 ieee_t_sqe; /* FEC + 0x26C */
|
|
u32 t_fdxfc; /* FEC + 0x270 */
|
|
u32 ieee_t_octets_ok; /* FEC + 0x274 */
|
|
|
|
u32 reserved9[2]; /* FEC + 0x278-27C */
|
|
u32 rmon_r_drop; /* FEC + 0x280 */
|
|
u32 rmon_r_packets; /* FEC + 0x284 */
|
|
u32 rmon_r_bc_pkt; /* FEC + 0x288 */
|
|
u32 rmon_r_mc_pkt; /* FEC + 0x28C */
|
|
u32 rmon_r_crc_align; /* FEC + 0x290 */
|
|
u32 rmon_r_undersize; /* FEC + 0x294 */
|
|
u32 rmon_r_oversize; /* FEC + 0x298 */
|
|
u32 rmon_r_frag; /* FEC + 0x29C */
|
|
u32 rmon_r_jab; /* FEC + 0x2A0 */
|
|
|
|
u32 rmon_r_resvd_0; /* FEC + 0x2A4 */
|
|
|
|
u32 rmon_r_p64; /* FEC + 0x2A8 */
|
|
u32 rmon_r_p65to127; /* FEC + 0x2AC */
|
|
u32 rmon_r_p128to255; /* FEC + 0x2B0 */
|
|
u32 rmon_r_p256to511; /* FEC + 0x2B4 */
|
|
u32 rmon_r_p512to1023; /* FEC + 0x2B8 */
|
|
u32 rmon_r_p1024to2047; /* FEC + 0x2BC */
|
|
u32 rmon_r_p_gte2048; /* FEC + 0x2C0 */
|
|
u32 rmon_r_octets; /* FEC + 0x2C4 */
|
|
u32 ieee_r_drop; /* FEC + 0x2C8 */
|
|
u32 ieee_r_frame_ok; /* FEC + 0x2CC */
|
|
u32 ieee_r_crc; /* FEC + 0x2D0 */
|
|
u32 ieee_r_align; /* FEC + 0x2D4 */
|
|
u32 r_macerr; /* FEC + 0x2D8 */
|
|
u32 r_fdxfc; /* FEC + 0x2DC */
|
|
u32 ieee_r_octets_ok; /* FEC + 0x2E0 */
|
|
|
|
u32 reserved10[7]; /* FEC + 0x2E4-2FC */
|
|
|
|
u32 reserved11[64]; /* FEC + 0x300-3FF */
|
|
};
|
|
|
|
#define FEC_MIB_DISABLE 0x80000000
|
|
|
|
#define FEC_IEVENT_HBERR 0x80000000
|
|
#define FEC_IEVENT_BABR 0x40000000
|
|
#define FEC_IEVENT_BABT 0x20000000
|
|
#define FEC_IEVENT_GRA 0x10000000
|
|
#define FEC_IEVENT_TFINT 0x08000000
|
|
#define FEC_IEVENT_MII 0x00800000
|
|
#define FEC_IEVENT_LATE_COL 0x00200000
|
|
#define FEC_IEVENT_COL_RETRY_LIM 0x00100000
|
|
#define FEC_IEVENT_XFIFO_UN 0x00080000
|
|
#define FEC_IEVENT_XFIFO_ERROR 0x00040000
|
|
#define FEC_IEVENT_RFIFO_ERROR 0x00020000
|
|
|
|
#define FEC_IMASK_HBERR 0x80000000
|
|
#define FEC_IMASK_BABR 0x40000000
|
|
#define FEC_IMASK_BABT 0x20000000
|
|
#define FEC_IMASK_GRA 0x10000000
|
|
#define FEC_IMASK_MII 0x00800000
|
|
#define FEC_IMASK_LATE_COL 0x00200000
|
|
#define FEC_IMASK_COL_RETRY_LIM 0x00100000
|
|
#define FEC_IMASK_XFIFO_UN 0x00080000
|
|
#define FEC_IMASK_XFIFO_ERROR 0x00040000
|
|
#define FEC_IMASK_RFIFO_ERROR 0x00020000
|
|
|
|
/* all but MII, which is enabled separately */
|
|
#define FEC_IMASK_ENABLE (FEC_IMASK_HBERR | FEC_IMASK_BABR | \
|
|
FEC_IMASK_BABT | FEC_IMASK_GRA | FEC_IMASK_LATE_COL | \
|
|
FEC_IMASK_COL_RETRY_LIM | FEC_IMASK_XFIFO_UN | \
|
|
FEC_IMASK_XFIFO_ERROR | FEC_IMASK_RFIFO_ERROR)
|
|
|
|
#define FEC_RCNTRL_MAX_FL_SHIFT 16
|
|
#define FEC_RCNTRL_LOOP 0x01
|
|
#define FEC_RCNTRL_DRT 0x02
|
|
#define FEC_RCNTRL_MII_MODE 0x04
|
|
#define FEC_RCNTRL_PROM 0x08
|
|
#define FEC_RCNTRL_BC_REJ 0x10
|
|
#define FEC_RCNTRL_FCE 0x20
|
|
|
|
#define FEC_TCNTRL_GTS 0x00000001
|
|
#define FEC_TCNTRL_HBC 0x00000002
|
|
#define FEC_TCNTRL_FDEN 0x00000004
|
|
#define FEC_TCNTRL_TFC_PAUSE 0x00000008
|
|
#define FEC_TCNTRL_RFC_PAUSE 0x00000010
|
|
|
|
#define FEC_ECNTRL_RESET 0x00000001
|
|
#define FEC_ECNTRL_ETHER_EN 0x00000002
|
|
|
|
#define FEC_MII_DATA_ST 0x40000000 /* Start frame */
|
|
#define FEC_MII_DATA_OP_RD 0x20000000 /* Perform read */
|
|
#define FEC_MII_DATA_OP_WR 0x10000000 /* Perform write */
|
|
#define FEC_MII_DATA_PA_MSK 0x0f800000 /* PHY Address mask */
|
|
#define FEC_MII_DATA_RA_MSK 0x007c0000 /* PHY Register mask */
|
|
#define FEC_MII_DATA_TA 0x00020000 /* Turnaround */
|
|
#define FEC_MII_DATA_DATAMSK 0x0000ffff /* PHY data mask */
|
|
|
|
#define FEC_MII_READ_FRAME (FEC_MII_DATA_ST | FEC_MII_DATA_OP_RD | FEC_MII_DATA_TA)
|
|
#define FEC_MII_WRITE_FRAME (FEC_MII_DATA_ST | FEC_MII_DATA_OP_WR | FEC_MII_DATA_TA)
|
|
|
|
#define FEC_MII_DATA_RA_SHIFT 0x12 /* MII reg addr bits */
|
|
#define FEC_MII_DATA_PA_SHIFT 0x17 /* MII PHY addr bits */
|
|
|
|
#define FEC_PADDR2_TYPE 0x8808
|
|
|
|
#define FEC_OP_PAUSE_OPCODE 0x00010000
|
|
|
|
#define FEC_FIFO_WMRK_256B 0x3
|
|
|
|
#define FEC_FIFO_STATUS_ERR 0x00400000
|
|
#define FEC_FIFO_STATUS_UF 0x00200000
|
|
#define FEC_FIFO_STATUS_OF 0x00100000
|
|
|
|
#define FEC_FIFO_CNTRL_FRAME 0x08000000
|
|
#define FEC_FIFO_CNTRL_LTG_7 0x07000000
|
|
|
|
#define FEC_RESET_CNTRL_RESET_FIFO 0x02000000
|
|
#define FEC_RESET_CNTRL_ENABLE_IS_RESET 0x01000000
|
|
|
|
#define FEC_XMIT_FSM_APPEND_CRC 0x02000000
|
|
#define FEC_XMIT_FSM_ENABLE_CRC 0x01000000
|
|
|
|
|
|
extern struct of_platform_driver mpc52xx_fec_mdio_driver;
|
|
|
|
#endif /* __DRIVERS_NET_MPC52XX_FEC_H__ */
|