Atish Patra abb8e86b26 RISC-V: Set current memblock limit ... Currently, linux kernel can not use last 4k bytes of addressable space because IS_ERR_VALUE macro treats those as an error. This will be an issue for RV32 as any memblock allocator potentially allocate chunk of memory from the end of DRAM (2GB) leading bad address error even though the address was technically valid. Fix this issue by limiting the memblock if available memory spans the entire address space. Reviewed-by: Anup Patel <anup@brainfault.org> Signed-off-by: Atish Patra <atish.patra@wdc.com> Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>		2021-01-15 21:35:47 -08:00
..
cacheflush.c	mm: reorder includes after introduction of linux/pgtable.h	2020-06-09 09:39:13 -07:00
context.c	riscv: add nommu support	2019-11-17 15:17:39 -08:00
extable.c	riscv: abstract out CSR names for supervisor vs machine mode	2019-11-05 09:20:42 -08:00
fault.c	riscv: fix pfn_to_virt err in do_page_fault().	2020-11-05 21:13:44 -08:00
hugetlbpage.c	hugetlbfs: remove hugetlb_add_hstate() warning for existing hstate	2020-06-03 20:09:46 -07:00
init.c	RISC-V: Set current memblock limit	2021-01-15 21:35:47 -08:00
kasan_init.c	riscv: Fix KASAN memory mapping.	2021-01-13 20:50:11 -08:00
Makefile	riscv: Allow building with kcov coverage	2020-07-30 11:37:35 -07:00
pageattr.c	RISC-V Patches for the 5.11 Merge Window, Part 1	2020-12-18 10:43:07 -08:00
physaddr.c	riscv: mm: add support for CONFIG_DEBUG_VIRTUAL	2020-01-23 10:40:06 -08:00
ptdump.c	RISC-V: Add page table dump support for uefi	2020-10-02 14:31:33 -07:00
tlbflush.c	RISC-V: Issue a tlb page flush if possible	2019-10-29 11:32:18 -07:00