mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-06 02:50:43 +00:00
![Julien Massot](/assets/img/avatar_default.png)
Renesas Gen3 platform includes a Cortex-r7 processor. Both: the application cores (A5x) and the realtime core (CR7) share access to the RAM and devices with the same address map, so device addresses are equal to the Linux physical addresses. In order to initialize this remote processor we need to: - power on the realtime core - put the firmware in a RAM area - set the boot address for this firmware (reset vector) - Deassert the reset This initial driver allows to start and stop the Cortex R7 processor. Signed-off-by: Julien Massot <julien.massot@iot.bzh> Link: https://lore.kernel.org/r/20211207165829.195537-3-julien.massot@iot.bzh Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
40 lines
1.7 KiB
Makefile
40 lines
1.7 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
#
|
|
# Generic framework for controlling remote processors
|
|
#
|
|
|
|
obj-$(CONFIG_REMOTEPROC) += remoteproc.o
|
|
remoteproc-y := remoteproc_core.o
|
|
remoteproc-y += remoteproc_coredump.o
|
|
remoteproc-y += remoteproc_debugfs.o
|
|
remoteproc-y += remoteproc_sysfs.o
|
|
remoteproc-y += remoteproc_virtio.o
|
|
remoteproc-y += remoteproc_elf_loader.o
|
|
obj-$(CONFIG_REMOTEPROC_CDEV) += remoteproc_cdev.o
|
|
obj-$(CONFIG_IMX_REMOTEPROC) += imx_rproc.o
|
|
obj-$(CONFIG_IMX_DSP_REMOTEPROC) += imx_dsp_rproc.o
|
|
obj-$(CONFIG_INGENIC_VPU_RPROC) += ingenic_rproc.o
|
|
obj-$(CONFIG_MTK_SCP) += mtk_scp.o mtk_scp_ipi.o
|
|
obj-$(CONFIG_OMAP_REMOTEPROC) += omap_remoteproc.o
|
|
obj-$(CONFIG_WKUP_M3_RPROC) += wkup_m3_rproc.o
|
|
obj-$(CONFIG_DA8XX_REMOTEPROC) += da8xx_remoteproc.o
|
|
obj-$(CONFIG_KEYSTONE_REMOTEPROC) += keystone_remoteproc.o
|
|
obj-$(CONFIG_MESON_MX_AO_ARC_REMOTEPROC)+= meson_mx_ao_arc.o
|
|
obj-$(CONFIG_PRU_REMOTEPROC) += pru_rproc.o
|
|
obj-$(CONFIG_QCOM_PIL_INFO) += qcom_pil_info.o
|
|
obj-$(CONFIG_QCOM_RPROC_COMMON) += qcom_common.o
|
|
obj-$(CONFIG_QCOM_Q6V5_COMMON) += qcom_q6v5.o
|
|
obj-$(CONFIG_QCOM_Q6V5_ADSP) += qcom_q6v5_adsp.o
|
|
obj-$(CONFIG_QCOM_Q6V5_MSS) += qcom_q6v5_mss.o
|
|
obj-$(CONFIG_QCOM_Q6V5_PAS) += qcom_q6v5_pas.o
|
|
obj-$(CONFIG_QCOM_Q6V5_WCSS) += qcom_q6v5_wcss.o
|
|
obj-$(CONFIG_QCOM_SYSMON) += qcom_sysmon.o
|
|
obj-$(CONFIG_QCOM_WCNSS_PIL) += qcom_wcnss_pil.o
|
|
qcom_wcnss_pil-y += qcom_wcnss.o
|
|
qcom_wcnss_pil-y += qcom_wcnss_iris.o
|
|
obj-$(CONFIG_RCAR_REMOTEPROC) += rcar_rproc.o
|
|
obj-$(CONFIG_ST_REMOTEPROC) += st_remoteproc.o
|
|
obj-$(CONFIG_ST_SLIM_REMOTEPROC) += st_slim_rproc.o
|
|
obj-$(CONFIG_STM32_RPROC) += stm32_rproc.o
|
|
obj-$(CONFIG_TI_K3_DSP_REMOTEPROC) += ti_k3_dsp_remoteproc.o
|
|
obj-$(CONFIG_TI_K3_R5_REMOTEPROC) += ti_k3_r5_remoteproc.o
|