mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-12 05:48:40 +00:00
![Weidong Han](/assets/img/avatar_default.png)
Currently, when x2apic is not enabled, interrupt remapping will be enabled in init_dmars(), where it is too late to remap ioapic interrupts, that is, ioapic interrupts are really in compatibility mode, not remappable mode. This patch always enables interrupt remapping before ioapic setup, it guarantees all interrupts will be remapped when interrupt remapping is enabled. Thus it doesn't need to set the compatibility interrupt bit. [ Impact: refactor intr-remap init sequence, enable fuller remap mode ] Signed-off-by: Suresh Siddha <suresh.b.siddha@intel.com> Signed-off-by: Weidong Han <weidong.han@intel.com> Acked-by: David Woodhouse <David.Woodhouse@intel.com> Cc: iommu@lists.linux-foundation.org Cc: allen.m.kay@intel.com Cc: fenghua.yu@intel.com LKML-Reference: <1239957736-6161-4-git-send-email-weidong.han@intel.com> Signed-off-by: Ingo Molnar <mingo@elte.hu>
201 lines
5.4 KiB
C
201 lines
5.4 KiB
C
/*
|
|
* Copyright (c) 2006, Intel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program; if not, write to the Free Software Foundation, Inc., 59 Temple
|
|
* Place - Suite 330, Boston, MA 02111-1307 USA.
|
|
*
|
|
* Copyright (C) Ashok Raj <ashok.raj@intel.com>
|
|
* Copyright (C) Shaohua Li <shaohua.li@intel.com>
|
|
*/
|
|
|
|
#ifndef __DMAR_H__
|
|
#define __DMAR_H__
|
|
|
|
#include <linux/acpi.h>
|
|
#include <linux/types.h>
|
|
#include <linux/msi.h>
|
|
#include <linux/irqreturn.h>
|
|
|
|
struct intel_iommu;
|
|
#if defined(CONFIG_DMAR) || defined(CONFIG_INTR_REMAP)
|
|
struct dmar_drhd_unit {
|
|
struct list_head list; /* list of drhd units */
|
|
struct acpi_dmar_header *hdr; /* ACPI header */
|
|
u64 reg_base_addr; /* register base address*/
|
|
struct pci_dev **devices; /* target device array */
|
|
int devices_cnt; /* target device count */
|
|
u16 segment; /* PCI domain */
|
|
u8 ignored:1; /* ignore drhd */
|
|
u8 include_all:1;
|
|
struct intel_iommu *iommu;
|
|
};
|
|
|
|
extern struct list_head dmar_drhd_units;
|
|
|
|
#define for_each_drhd_unit(drhd) \
|
|
list_for_each_entry(drhd, &dmar_drhd_units, list)
|
|
|
|
#define for_each_active_iommu(i, drhd) \
|
|
list_for_each_entry(drhd, &dmar_drhd_units, list) \
|
|
if (i=drhd->iommu, drhd->ignored) {} else
|
|
|
|
#define for_each_iommu(i, drhd) \
|
|
list_for_each_entry(drhd, &dmar_drhd_units, list) \
|
|
if (i=drhd->iommu, 0) {} else
|
|
|
|
extern int dmar_table_init(void);
|
|
extern int dmar_dev_scope_init(void);
|
|
|
|
/* Intel IOMMU detection */
|
|
extern void detect_intel_iommu(void);
|
|
extern int enable_drhd_fault_handling(void);
|
|
|
|
extern int parse_ioapics_under_ir(void);
|
|
extern int alloc_iommu(struct dmar_drhd_unit *);
|
|
#else
|
|
static inline void detect_intel_iommu(void)
|
|
{
|
|
return;
|
|
}
|
|
|
|
static inline int dmar_table_init(void)
|
|
{
|
|
return -ENODEV;
|
|
}
|
|
static inline int enable_drhd_fault_handling(void)
|
|
{
|
|
return -1;
|
|
}
|
|
#endif /* !CONFIG_DMAR && !CONFIG_INTR_REMAP */
|
|
|
|
struct irte {
|
|
union {
|
|
struct {
|
|
__u64 present : 1,
|
|
fpd : 1,
|
|
dst_mode : 1,
|
|
redir_hint : 1,
|
|
trigger_mode : 1,
|
|
dlvry_mode : 3,
|
|
avail : 4,
|
|
__reserved_1 : 4,
|
|
vector : 8,
|
|
__reserved_2 : 8,
|
|
dest_id : 32;
|
|
};
|
|
__u64 low;
|
|
};
|
|
|
|
union {
|
|
struct {
|
|
__u64 sid : 16,
|
|
sq : 2,
|
|
svt : 2,
|
|
__reserved_3 : 44;
|
|
};
|
|
__u64 high;
|
|
};
|
|
};
|
|
#ifdef CONFIG_INTR_REMAP
|
|
extern int intr_remapping_enabled;
|
|
extern int intr_remapping_supported(void);
|
|
extern int enable_intr_remapping(int);
|
|
extern void disable_intr_remapping(void);
|
|
extern int reenable_intr_remapping(int);
|
|
|
|
extern int get_irte(int irq, struct irte *entry);
|
|
extern int modify_irte(int irq, struct irte *irte_modified);
|
|
extern int alloc_irte(struct intel_iommu *iommu, int irq, u16 count);
|
|
extern int set_irte_irq(int irq, struct intel_iommu *iommu, u16 index,
|
|
u16 sub_handle);
|
|
extern int map_irq_to_irte_handle(int irq, u16 *sub_handle);
|
|
extern int clear_irte_irq(int irq, struct intel_iommu *iommu, u16 index);
|
|
extern int flush_irte(int irq);
|
|
extern int free_irte(int irq);
|
|
|
|
extern int irq_remapped(int irq);
|
|
extern struct intel_iommu *map_dev_to_ir(struct pci_dev *dev);
|
|
extern struct intel_iommu *map_ioapic_to_ir(int apic);
|
|
#else
|
|
static inline int alloc_irte(struct intel_iommu *iommu, int irq, u16 count)
|
|
{
|
|
return -1;
|
|
}
|
|
static inline int modify_irte(int irq, struct irte *irte_modified)
|
|
{
|
|
return -1;
|
|
}
|
|
static inline int free_irte(int irq)
|
|
{
|
|
return -1;
|
|
}
|
|
static inline int map_irq_to_irte_handle(int irq, u16 *sub_handle)
|
|
{
|
|
return -1;
|
|
}
|
|
static inline int set_irte_irq(int irq, struct intel_iommu *iommu, u16 index,
|
|
u16 sub_handle)
|
|
{
|
|
return -1;
|
|
}
|
|
static inline struct intel_iommu *map_dev_to_ir(struct pci_dev *dev)
|
|
{
|
|
return NULL;
|
|
}
|
|
static inline struct intel_iommu *map_ioapic_to_ir(int apic)
|
|
{
|
|
return NULL;
|
|
}
|
|
#define irq_remapped(irq) (0)
|
|
#define enable_intr_remapping(mode) (-1)
|
|
#define intr_remapping_enabled (0)
|
|
#endif
|
|
|
|
/* Can't use the common MSI interrupt functions
|
|
* since DMAR is not a pci device
|
|
*/
|
|
extern void dmar_msi_unmask(unsigned int irq);
|
|
extern void dmar_msi_mask(unsigned int irq);
|
|
extern void dmar_msi_read(int irq, struct msi_msg *msg);
|
|
extern void dmar_msi_write(int irq, struct msi_msg *msg);
|
|
extern int dmar_set_interrupt(struct intel_iommu *iommu);
|
|
extern irqreturn_t dmar_fault(int irq, void *dev_id);
|
|
extern int arch_setup_dmar_msi(unsigned int irq);
|
|
|
|
#ifdef CONFIG_DMAR
|
|
extern int iommu_detected, no_iommu;
|
|
extern struct list_head dmar_rmrr_units;
|
|
struct dmar_rmrr_unit {
|
|
struct list_head list; /* list of rmrr units */
|
|
struct acpi_dmar_header *hdr; /* ACPI header */
|
|
u64 base_address; /* reserved base address*/
|
|
u64 end_address; /* reserved end address */
|
|
struct pci_dev **devices; /* target devices */
|
|
int devices_cnt; /* target device count */
|
|
};
|
|
|
|
#define for_each_rmrr_units(rmrr) \
|
|
list_for_each_entry(rmrr, &dmar_rmrr_units, list)
|
|
/* Intel DMAR initialization functions */
|
|
extern int intel_iommu_init(void);
|
|
#else
|
|
static inline int intel_iommu_init(void)
|
|
{
|
|
#ifdef CONFIG_INTR_REMAP
|
|
return dmar_dev_scope_init();
|
|
#else
|
|
return -ENODEV;
|
|
#endif
|
|
}
|
|
#endif /* !CONFIG_DMAR */
|
|
#endif /* __DMAR_H__ */
|