mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-28 15:20:41 +00:00
46f99eebda
The application should be programming the application ID, not the kernel, as there can be several options to choose from, and setting the application ID multiple times can cause issues. Signed-off-by: Mikko Perttunen <mperttunen@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
36 lines
878 B
C
36 lines
878 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2015, NVIDIA Corporation.
|
|
*/
|
|
|
|
#ifndef TEGRA_VIC_H
|
|
#define TEGRA_VIC_H
|
|
|
|
/* VIC methods */
|
|
|
|
#define VIC_SET_FCE_UCODE_SIZE 0x0000071C
|
|
#define VIC_SET_FCE_UCODE_OFFSET 0x0000072C
|
|
|
|
/* VIC registers */
|
|
|
|
#define VIC_THI_STREAMID0 0x00000030
|
|
#define VIC_THI_STREAMID1 0x00000034
|
|
|
|
#define NV_PVIC_MISC_PRI_VIC_CG 0x000016d0
|
|
#define CG_IDLE_CG_DLY_CNT(val) ((val & 0x3f) << 0)
|
|
#define CG_IDLE_CG_EN (1 << 6)
|
|
#define CG_WAKEUP_DLY_CNT(val) ((val & 0xf) << 16)
|
|
|
|
#define VIC_TFBIF_TRANSCFG 0x00002044
|
|
#define TRANSCFG_ATT(i, v) (((v) & 0x3) << (i * 4))
|
|
#define TRANSCFG_SID_HW 0
|
|
#define TRANSCFG_SID_PHY 1
|
|
#define TRANSCFG_SID_FALCON 2
|
|
|
|
/* Firmware offsets */
|
|
|
|
#define VIC_UCODE_FCE_HEADER_OFFSET (6*4)
|
|
#define VIC_UCODE_FCE_DATA_OFFSET (7*4)
|
|
#define FCE_UCODE_SIZE_OFFSET (2*4)
|
|
|
|
#endif /* TEGRA_VIC_H */
|