mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-31 16:38:12 +00:00
40f2fbd5a5
Break up the first 10 kLoC of test verifier test cases out into smaller files. Looks like git line counting gets a little flismy above 16 bit integers, so we need two commits to break up test_verifier. Signed-off-by: Jakub Kicinski <jakub.kicinski@netronome.com> Acked-by: Jiong Wang <jiong.wang@netronome.com> Signed-off-by: Alexei Starovoitov <ast@kernel.org>
184 lines
3.8 KiB
C
184 lines
3.8 KiB
C
{
|
|
"DIV32 by 0, zero check 1",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_0, 42),
|
|
BPF_MOV32_IMM(BPF_REG_1, 0),
|
|
BPF_MOV32_IMM(BPF_REG_2, 1),
|
|
BPF_ALU32_REG(BPF_DIV, BPF_REG_2, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.result = ACCEPT,
|
|
.retval = 42,
|
|
},
|
|
{
|
|
"DIV32 by 0, zero check 2",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_0, 42),
|
|
BPF_LD_IMM64(BPF_REG_1, 0xffffffff00000000LL),
|
|
BPF_MOV32_IMM(BPF_REG_2, 1),
|
|
BPF_ALU32_REG(BPF_DIV, BPF_REG_2, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.result = ACCEPT,
|
|
.retval = 42,
|
|
},
|
|
{
|
|
"DIV64 by 0, zero check",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_0, 42),
|
|
BPF_MOV32_IMM(BPF_REG_1, 0),
|
|
BPF_MOV32_IMM(BPF_REG_2, 1),
|
|
BPF_ALU64_REG(BPF_DIV, BPF_REG_2, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.result = ACCEPT,
|
|
.retval = 42,
|
|
},
|
|
{
|
|
"MOD32 by 0, zero check 1",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_0, 42),
|
|
BPF_MOV32_IMM(BPF_REG_1, 0),
|
|
BPF_MOV32_IMM(BPF_REG_2, 1),
|
|
BPF_ALU32_REG(BPF_MOD, BPF_REG_2, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.result = ACCEPT,
|
|
.retval = 42,
|
|
},
|
|
{
|
|
"MOD32 by 0, zero check 2",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_0, 42),
|
|
BPF_LD_IMM64(BPF_REG_1, 0xffffffff00000000LL),
|
|
BPF_MOV32_IMM(BPF_REG_2, 1),
|
|
BPF_ALU32_REG(BPF_MOD, BPF_REG_2, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.result = ACCEPT,
|
|
.retval = 42,
|
|
},
|
|
{
|
|
"MOD64 by 0, zero check",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_0, 42),
|
|
BPF_MOV32_IMM(BPF_REG_1, 0),
|
|
BPF_MOV32_IMM(BPF_REG_2, 1),
|
|
BPF_ALU64_REG(BPF_MOD, BPF_REG_2, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.result = ACCEPT,
|
|
.retval = 42,
|
|
},
|
|
{
|
|
"DIV32 by 0, zero check ok, cls",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_0, 42),
|
|
BPF_MOV32_IMM(BPF_REG_1, 2),
|
|
BPF_MOV32_IMM(BPF_REG_2, 16),
|
|
BPF_ALU32_REG(BPF_DIV, BPF_REG_2, BPF_REG_1),
|
|
BPF_MOV64_REG(BPF_REG_0, BPF_REG_2),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.prog_type = BPF_PROG_TYPE_SCHED_CLS,
|
|
.result = ACCEPT,
|
|
.retval = 8,
|
|
},
|
|
{
|
|
"DIV32 by 0, zero check 1, cls",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_1, 0),
|
|
BPF_MOV32_IMM(BPF_REG_0, 1),
|
|
BPF_ALU32_REG(BPF_DIV, BPF_REG_0, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.prog_type = BPF_PROG_TYPE_SCHED_CLS,
|
|
.result = ACCEPT,
|
|
.retval = 0,
|
|
},
|
|
{
|
|
"DIV32 by 0, zero check 2, cls",
|
|
.insns = {
|
|
BPF_LD_IMM64(BPF_REG_1, 0xffffffff00000000LL),
|
|
BPF_MOV32_IMM(BPF_REG_0, 1),
|
|
BPF_ALU32_REG(BPF_DIV, BPF_REG_0, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.prog_type = BPF_PROG_TYPE_SCHED_CLS,
|
|
.result = ACCEPT,
|
|
.retval = 0,
|
|
},
|
|
{
|
|
"DIV64 by 0, zero check, cls",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_1, 0),
|
|
BPF_MOV32_IMM(BPF_REG_0, 1),
|
|
BPF_ALU64_REG(BPF_DIV, BPF_REG_0, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.prog_type = BPF_PROG_TYPE_SCHED_CLS,
|
|
.result = ACCEPT,
|
|
.retval = 0,
|
|
},
|
|
{
|
|
"MOD32 by 0, zero check ok, cls",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_0, 42),
|
|
BPF_MOV32_IMM(BPF_REG_1, 3),
|
|
BPF_MOV32_IMM(BPF_REG_2, 5),
|
|
BPF_ALU32_REG(BPF_MOD, BPF_REG_2, BPF_REG_1),
|
|
BPF_MOV64_REG(BPF_REG_0, BPF_REG_2),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.prog_type = BPF_PROG_TYPE_SCHED_CLS,
|
|
.result = ACCEPT,
|
|
.retval = 2,
|
|
},
|
|
{
|
|
"MOD32 by 0, zero check 1, cls",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_1, 0),
|
|
BPF_MOV32_IMM(BPF_REG_0, 1),
|
|
BPF_ALU32_REG(BPF_MOD, BPF_REG_0, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.prog_type = BPF_PROG_TYPE_SCHED_CLS,
|
|
.result = ACCEPT,
|
|
.retval = 1,
|
|
},
|
|
{
|
|
"MOD32 by 0, zero check 2, cls",
|
|
.insns = {
|
|
BPF_LD_IMM64(BPF_REG_1, 0xffffffff00000000LL),
|
|
BPF_MOV32_IMM(BPF_REG_0, 1),
|
|
BPF_ALU32_REG(BPF_MOD, BPF_REG_0, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.prog_type = BPF_PROG_TYPE_SCHED_CLS,
|
|
.result = ACCEPT,
|
|
.retval = 1,
|
|
},
|
|
{
|
|
"MOD64 by 0, zero check 1, cls",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_1, 0),
|
|
BPF_MOV32_IMM(BPF_REG_0, 2),
|
|
BPF_ALU64_REG(BPF_MOD, BPF_REG_0, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.prog_type = BPF_PROG_TYPE_SCHED_CLS,
|
|
.result = ACCEPT,
|
|
.retval = 2,
|
|
},
|
|
{
|
|
"MOD64 by 0, zero check 2, cls",
|
|
.insns = {
|
|
BPF_MOV32_IMM(BPF_REG_1, 0),
|
|
BPF_MOV32_IMM(BPF_REG_0, -1),
|
|
BPF_ALU64_REG(BPF_MOD, BPF_REG_0, BPF_REG_1),
|
|
BPF_EXIT_INSN(),
|
|
},
|
|
.prog_type = BPF_PROG_TYPE_SCHED_CLS,
|
|
.result = ACCEPT,
|
|
.retval = -1,
|
|
},
|