mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-29 23:53:32 +00:00
a1a5b6b0a8
Add MT8192 msdc and msdc top clock providers Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com> Signed-off-by: Chun-Jie Chen <chun-jie.chen@mediatek.com> Link: https://lore.kernel.org/r/20210726105719.15793-19-chun-jie.chen@mediatek.com Reviewed-by: Ikjoon Jang <ikjn@chromium.org> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
85 lines
2.7 KiB
C
85 lines
2.7 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
//
|
|
// Copyright (c) 2021 MediaTek Inc.
|
|
// Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include "clk-mtk.h"
|
|
#include "clk-gate.h"
|
|
|
|
#include <dt-bindings/clock/mt8192-clk.h>
|
|
|
|
static const struct mtk_gate_regs msdc_cg_regs = {
|
|
.set_ofs = 0xb4,
|
|
.clr_ofs = 0xb4,
|
|
.sta_ofs = 0xb4,
|
|
};
|
|
|
|
static const struct mtk_gate_regs msdc_top_cg_regs = {
|
|
.set_ofs = 0x0,
|
|
.clr_ofs = 0x0,
|
|
.sta_ofs = 0x0,
|
|
};
|
|
|
|
#define GATE_MSDC(_id, _name, _parent, _shift) \
|
|
GATE_MTK(_id, _name, _parent, &msdc_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
|
|
|
|
#define GATE_MSDC_TOP(_id, _name, _parent, _shift) \
|
|
GATE_MTK(_id, _name, _parent, &msdc_top_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
|
|
|
|
static const struct mtk_gate msdc_clks[] = {
|
|
GATE_MSDC(CLK_MSDC_AXI_WRAP, "msdc_axi_wrap", "axi_sel", 22),
|
|
};
|
|
|
|
static const struct mtk_gate msdc_top_clks[] = {
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_AES_0P, "msdc_top_aes_0p", "aes_msdcfde_sel", 0),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_SRC_0P, "msdc_top_src_0p", "infra_msdc0_src", 1),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_SRC_1P, "msdc_top_src_1p", "infra_msdc1_src", 2),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_SRC_2P, "msdc_top_src_2p", "infra_msdc2_src", 3),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_P_MSDC0, "msdc_top_p_msdc0", "axi_sel", 4),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_P_MSDC1, "msdc_top_p_msdc1", "axi_sel", 5),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_P_MSDC2, "msdc_top_p_msdc2", "axi_sel", 6),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_P_CFG, "msdc_top_p_cfg", "axi_sel", 7),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_AXI, "msdc_top_axi", "axi_sel", 8),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_H_MST_0P, "msdc_top_h_mst_0p", "infra_msdc0", 9),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_H_MST_1P, "msdc_top_h_mst_1p", "infra_msdc1", 10),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_H_MST_2P, "msdc_top_h_mst_2p", "infra_msdc2", 11),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_MEM_OFF_DLY_26M, "msdc_top_mem_off_dly_26m", "clk26m", 12),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_32K, "msdc_top_32k", "clk32k", 13),
|
|
GATE_MSDC_TOP(CLK_MSDC_TOP_AHB2AXI_BRG_AXI, "msdc_top_ahb2axi_brg_axi", "axi_sel", 14),
|
|
};
|
|
|
|
static const struct mtk_clk_desc msdc_desc = {
|
|
.clks = msdc_clks,
|
|
.num_clks = ARRAY_SIZE(msdc_clks),
|
|
};
|
|
|
|
static const struct mtk_clk_desc msdc_top_desc = {
|
|
.clks = msdc_top_clks,
|
|
.num_clks = ARRAY_SIZE(msdc_top_clks),
|
|
};
|
|
|
|
static const struct of_device_id of_match_clk_mt8192_msdc[] = {
|
|
{
|
|
.compatible = "mediatek,mt8192-msdc",
|
|
.data = &msdc_desc,
|
|
}, {
|
|
.compatible = "mediatek,mt8192-msdc_top",
|
|
.data = &msdc_top_desc,
|
|
}, {
|
|
/* sentinel */
|
|
}
|
|
};
|
|
|
|
static struct platform_driver clk_mt8192_msdc_drv = {
|
|
.probe = mtk_clk_simple_probe,
|
|
.driver = {
|
|
.name = "clk-mt8192-msdc",
|
|
.of_match_table = of_match_clk_mt8192_msdc,
|
|
},
|
|
};
|
|
|
|
builtin_platform_driver(clk_mt8192_msdc_drv);
|