mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-23 09:19:51 +00:00
![Michal Wajdeczko](/assets/img/avatar_default.png)
We don't have to immediately fail on WOPCM partitioning, we can wait until we will start programming WOPCM registers. This should give us more options if we decide to restore fallback in case of GuC failures. v3: rebased Signed-off-by: Michal Wajdeczko <michal.wajdeczko@intel.com> Cc: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Cc: Chris Wilson <chris@chris-wilson.co.uk> Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk> Link: https://patchwork.freedesktop.org/patch/msgid/20190802184055.31988-7-michal.wajdeczko@intel.com
226 lines
6.7 KiB
C
226 lines
6.7 KiB
C
/*
|
|
* SPDX-License-Identifier: MIT
|
|
*
|
|
* Copyright © 2017-2018 Intel Corporation
|
|
*/
|
|
|
|
#include "intel_wopcm.h"
|
|
#include "i915_drv.h"
|
|
|
|
/**
|
|
* DOC: WOPCM Layout
|
|
*
|
|
* The layout of the WOPCM will be fixed after writing to GuC WOPCM size and
|
|
* offset registers whose values are calculated and determined by HuC/GuC
|
|
* firmware size and set of hardware requirements/restrictions as shown below:
|
|
*
|
|
* ::
|
|
*
|
|
* +=========> +====================+ <== WOPCM Top
|
|
* ^ | HW contexts RSVD |
|
|
* | +===> +====================+ <== GuC WOPCM Top
|
|
* | ^ | |
|
|
* | | | |
|
|
* | | | |
|
|
* | GuC | |
|
|
* | WOPCM | |
|
|
* | Size +--------------------+
|
|
* WOPCM | | GuC FW RSVD |
|
|
* | | +--------------------+
|
|
* | | | GuC Stack RSVD |
|
|
* | | +------------------- +
|
|
* | v | GuC WOPCM RSVD |
|
|
* | +===> +====================+ <== GuC WOPCM base
|
|
* | | WOPCM RSVD |
|
|
* | +------------------- + <== HuC Firmware Top
|
|
* v | HuC FW |
|
|
* +=========> +====================+ <== WOPCM Base
|
|
*
|
|
* GuC accessible WOPCM starts at GuC WOPCM base and ends at GuC WOPCM top.
|
|
* The top part of the WOPCM is reserved for hardware contexts (e.g. RC6
|
|
* context).
|
|
*/
|
|
|
|
/* Default WOPCM size is 2MB from Gen11, 1MB on previous platforms */
|
|
#define GEN11_WOPCM_SIZE SZ_2M
|
|
#define GEN9_WOPCM_SIZE SZ_1M
|
|
/* 16KB WOPCM (RSVD WOPCM) is reserved from HuC firmware top. */
|
|
#define WOPCM_RESERVED_SIZE SZ_16K
|
|
|
|
/* 16KB reserved at the beginning of GuC WOPCM. */
|
|
#define GUC_WOPCM_RESERVED SZ_16K
|
|
/* 8KB from GUC_WOPCM_RESERVED is reserved for GuC stack. */
|
|
#define GUC_WOPCM_STACK_RESERVED SZ_8K
|
|
|
|
/* GuC WOPCM Offset value needs to be aligned to 16KB. */
|
|
#define GUC_WOPCM_OFFSET_ALIGNMENT (1UL << GUC_WOPCM_OFFSET_SHIFT)
|
|
|
|
/* 24KB at the end of WOPCM is reserved for RC6 CTX on BXT. */
|
|
#define BXT_WOPCM_RC6_CTX_RESERVED (SZ_16K + SZ_8K)
|
|
/* 36KB WOPCM reserved at the end of WOPCM on CNL. */
|
|
#define CNL_WOPCM_HW_CTX_RESERVED (SZ_32K + SZ_4K)
|
|
|
|
/* 128KB from GUC_WOPCM_RESERVED is reserved for FW on Gen9. */
|
|
#define GEN9_GUC_FW_RESERVED SZ_128K
|
|
#define GEN9_GUC_WOPCM_OFFSET (GUC_WOPCM_RESERVED + GEN9_GUC_FW_RESERVED)
|
|
|
|
/**
|
|
* intel_wopcm_init_early() - Early initialization of the WOPCM.
|
|
* @wopcm: pointer to intel_wopcm.
|
|
*
|
|
* Setup the size of WOPCM which will be used by later on WOPCM partitioning.
|
|
*/
|
|
void intel_wopcm_init_early(struct intel_wopcm *wopcm)
|
|
{
|
|
struct drm_i915_private *i915 = wopcm_to_i915(wopcm);
|
|
|
|
if (!HAS_GT_UC(i915))
|
|
return;
|
|
|
|
if (INTEL_GEN(i915) >= 11)
|
|
wopcm->size = GEN11_WOPCM_SIZE;
|
|
else
|
|
wopcm->size = GEN9_WOPCM_SIZE;
|
|
|
|
DRM_DEBUG_DRIVER("WOPCM size: %uKiB\n", wopcm->size / 1024);
|
|
}
|
|
|
|
static inline u32 context_reserved_size(struct drm_i915_private *i915)
|
|
{
|
|
if (IS_GEN9_LP(i915))
|
|
return BXT_WOPCM_RC6_CTX_RESERVED;
|
|
else if (INTEL_GEN(i915) >= 10)
|
|
return CNL_WOPCM_HW_CTX_RESERVED;
|
|
else
|
|
return 0;
|
|
}
|
|
|
|
static inline int gen9_check_dword_gap(u32 guc_wopcm_base, u32 guc_wopcm_size)
|
|
{
|
|
u32 offset;
|
|
|
|
/*
|
|
* GuC WOPCM size shall be at least a dword larger than the offset from
|
|
* WOPCM base (GuC WOPCM offset from WOPCM base + GEN9_GUC_WOPCM_OFFSET)
|
|
* due to hardware limitation on Gen9.
|
|
*/
|
|
offset = guc_wopcm_base + GEN9_GUC_WOPCM_OFFSET;
|
|
if (offset > guc_wopcm_size ||
|
|
(guc_wopcm_size - offset) < sizeof(u32)) {
|
|
DRM_ERROR("GuC WOPCM size %uKiB is too small. %uKiB needed.\n",
|
|
guc_wopcm_size / 1024,
|
|
(u32)(offset + sizeof(u32)) / 1024);
|
|
return -E2BIG;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static inline int gen9_check_huc_fw_fits(u32 guc_wopcm_size, u32 huc_fw_size)
|
|
{
|
|
/*
|
|
* On Gen9 & CNL A0, hardware requires the total available GuC WOPCM
|
|
* size to be larger than or equal to HuC firmware size. Otherwise,
|
|
* firmware uploading would fail.
|
|
*/
|
|
if (huc_fw_size > guc_wopcm_size - GUC_WOPCM_RESERVED) {
|
|
DRM_ERROR("HuC FW (%uKiB) won't fit in GuC WOPCM (%uKiB).\n",
|
|
huc_fw_size / 1024,
|
|
(guc_wopcm_size - GUC_WOPCM_RESERVED) / 1024);
|
|
return -E2BIG;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static inline int check_hw_restriction(struct drm_i915_private *i915,
|
|
u32 guc_wopcm_base, u32 guc_wopcm_size,
|
|
u32 huc_fw_size)
|
|
{
|
|
int err = 0;
|
|
|
|
if (IS_GEN(i915, 9))
|
|
err = gen9_check_dword_gap(guc_wopcm_base, guc_wopcm_size);
|
|
|
|
if (!err &&
|
|
(IS_GEN(i915, 9) || IS_CNL_REVID(i915, CNL_REVID_A0, CNL_REVID_A0)))
|
|
err = gen9_check_huc_fw_fits(guc_wopcm_size, huc_fw_size);
|
|
|
|
return err;
|
|
}
|
|
|
|
/**
|
|
* intel_wopcm_init() - Initialize the WOPCM structure.
|
|
* @wopcm: pointer to intel_wopcm.
|
|
*
|
|
* This function will partition WOPCM space based on GuC and HuC firmware sizes
|
|
* and will allocate max remaining for use by GuC. This function will also
|
|
* enforce platform dependent hardware restrictions on GuC WOPCM offset and
|
|
* size. It will fail the WOPCM init if any of these checks fail, so that the
|
|
* following WOPCM registers setup and GuC firmware uploading would be aborted.
|
|
*/
|
|
void intel_wopcm_init(struct intel_wopcm *wopcm)
|
|
{
|
|
struct drm_i915_private *i915 = wopcm_to_i915(wopcm);
|
|
u32 guc_fw_size = intel_uc_fw_get_upload_size(&i915->gt.uc.guc.fw);
|
|
u32 huc_fw_size = intel_uc_fw_get_upload_size(&i915->gt.uc.huc.fw);
|
|
u32 ctx_rsvd = context_reserved_size(i915);
|
|
u32 guc_wopcm_base;
|
|
u32 guc_wopcm_size;
|
|
u32 guc_wopcm_rsvd;
|
|
int err;
|
|
|
|
if (!USES_GUC(i915))
|
|
return;
|
|
|
|
GEM_BUG_ON(!wopcm->size);
|
|
GEM_BUG_ON(wopcm->guc.base);
|
|
GEM_BUG_ON(wopcm->guc.size);
|
|
|
|
if (i915_inject_probe_failure(i915))
|
|
return;
|
|
|
|
if (guc_fw_size >= wopcm->size) {
|
|
DRM_ERROR("GuC FW (%uKiB) is too big to fit in WOPCM.",
|
|
guc_fw_size / 1024);
|
|
return;
|
|
}
|
|
|
|
if (huc_fw_size >= wopcm->size) {
|
|
DRM_ERROR("HuC FW (%uKiB) is too big to fit in WOPCM.",
|
|
huc_fw_size / 1024);
|
|
return;
|
|
}
|
|
|
|
guc_wopcm_base = ALIGN(huc_fw_size + WOPCM_RESERVED_SIZE,
|
|
GUC_WOPCM_OFFSET_ALIGNMENT);
|
|
if ((guc_wopcm_base + ctx_rsvd) >= wopcm->size) {
|
|
DRM_ERROR("GuC WOPCM base (%uKiB) is too big.\n",
|
|
guc_wopcm_base / 1024);
|
|
return;
|
|
}
|
|
|
|
guc_wopcm_size = wopcm->size - guc_wopcm_base - ctx_rsvd;
|
|
guc_wopcm_size &= GUC_WOPCM_SIZE_MASK;
|
|
|
|
DRM_DEBUG_DRIVER("Calculated GuC WOPCM Region: [%uKiB, %uKiB)\n",
|
|
guc_wopcm_base / 1024, guc_wopcm_size / 1024);
|
|
|
|
guc_wopcm_rsvd = GUC_WOPCM_RESERVED + GUC_WOPCM_STACK_RESERVED;
|
|
if ((guc_fw_size + guc_wopcm_rsvd) > guc_wopcm_size) {
|
|
DRM_ERROR("Need %uKiB WOPCM for GuC, %uKiB available.\n",
|
|
(guc_fw_size + guc_wopcm_rsvd) / 1024,
|
|
guc_wopcm_size / 1024);
|
|
return;
|
|
}
|
|
|
|
err = check_hw_restriction(i915, guc_wopcm_base, guc_wopcm_size,
|
|
huc_fw_size);
|
|
if (err)
|
|
return;
|
|
|
|
wopcm->guc.base = guc_wopcm_base;
|
|
wopcm->guc.size = guc_wopcm_size;
|
|
GEM_BUG_ON(!wopcm->guc.base);
|
|
GEM_BUG_ON(!wopcm->guc.size);
|
|
}
|