mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-31 00:17:44 +00:00
00504be42a
In order to boot the secondary CPUs on Armada 375, we need to set the boot address of these CPUs, through a register part of the System Controller (this deviates from the Armada XP design, where the boot address was defined using a register part of the PMSU unit). Therefore, this commit adds a new helper function in the System Controller driver to set the secondary CPU boot address. Moreover, it moves the System Controller initialization as an early_initcall(), since arch_initcall() is too late for an SMP-related initialization. Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Link: https://lkml.kernel.org/r/1397483648-26611-7-git-send-email-thomas.petazzoni@free-electrons.com Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Link: https://lkml.kernel.org/r/1397483648-26611-7-git-send-email-thomas.petazzoni@free-electrons.com Signed-off-by: Jason Cooper <jason@lakedaemon.net>
130 lines
3.5 KiB
C
130 lines
3.5 KiB
C
/*
|
|
* System controller support for Armada 370, 375 and XP platforms.
|
|
*
|
|
* Copyright (C) 2012 Marvell
|
|
*
|
|
* Lior Amsalem <alior@marvell.com>
|
|
* Gregory CLEMENT <gregory.clement@free-electrons.com>
|
|
* Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*
|
|
* The Armada 370, 375 and Armada XP SoCs have a range of
|
|
* miscellaneous registers, that do not belong to a particular device,
|
|
* but rather provide system-level features. This basic
|
|
* system-controller driver provides a device tree binding for those
|
|
* registers, and implements utility functions offering various
|
|
* features related to those registers.
|
|
*
|
|
* For now, the feature set is limited to restarting the platform by a
|
|
* soft-reset, but it might be extended in the future.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/of_address.h>
|
|
#include <linux/io.h>
|
|
#include <linux/reboot.h>
|
|
#include "common.h"
|
|
|
|
static void __iomem *system_controller_base;
|
|
|
|
struct mvebu_system_controller {
|
|
u32 rstoutn_mask_offset;
|
|
u32 system_soft_reset_offset;
|
|
|
|
u32 rstoutn_mask_reset_out_en;
|
|
u32 system_soft_reset;
|
|
|
|
u32 resume_boot_addr;
|
|
};
|
|
static struct mvebu_system_controller *mvebu_sc;
|
|
|
|
static const struct mvebu_system_controller armada_370_xp_system_controller = {
|
|
.rstoutn_mask_offset = 0x60,
|
|
.system_soft_reset_offset = 0x64,
|
|
.rstoutn_mask_reset_out_en = 0x1,
|
|
.system_soft_reset = 0x1,
|
|
};
|
|
|
|
static const struct mvebu_system_controller armada_375_system_controller = {
|
|
.rstoutn_mask_offset = 0x54,
|
|
.system_soft_reset_offset = 0x58,
|
|
.rstoutn_mask_reset_out_en = 0x1,
|
|
.system_soft_reset = 0x1,
|
|
.resume_boot_addr = 0xd4,
|
|
};
|
|
|
|
static const struct mvebu_system_controller orion_system_controller = {
|
|
.rstoutn_mask_offset = 0x108,
|
|
.system_soft_reset_offset = 0x10c,
|
|
.rstoutn_mask_reset_out_en = 0x4,
|
|
.system_soft_reset = 0x1,
|
|
};
|
|
|
|
static const struct of_device_id of_system_controller_table[] = {
|
|
{
|
|
.compatible = "marvell,orion-system-controller",
|
|
.data = (void *) &orion_system_controller,
|
|
}, {
|
|
.compatible = "marvell,armada-370-xp-system-controller",
|
|
.data = (void *) &armada_370_xp_system_controller,
|
|
}, {
|
|
.compatible = "marvell,armada-375-system-controller",
|
|
.data = (void *) &armada_375_system_controller,
|
|
},
|
|
{ /* end of list */ },
|
|
};
|
|
|
|
void mvebu_restart(enum reboot_mode mode, const char *cmd)
|
|
{
|
|
if (!system_controller_base) {
|
|
pr_err("Cannot restart, system-controller not available: check the device tree\n");
|
|
} else {
|
|
/*
|
|
* Enable soft reset to assert RSTOUTn.
|
|
*/
|
|
writel(mvebu_sc->rstoutn_mask_reset_out_en,
|
|
system_controller_base +
|
|
mvebu_sc->rstoutn_mask_offset);
|
|
/*
|
|
* Assert soft reset.
|
|
*/
|
|
writel(mvebu_sc->system_soft_reset,
|
|
system_controller_base +
|
|
mvebu_sc->system_soft_reset_offset);
|
|
}
|
|
|
|
while (1)
|
|
;
|
|
}
|
|
|
|
#ifdef CONFIG_SMP
|
|
void mvebu_system_controller_set_cpu_boot_addr(void *boot_addr)
|
|
{
|
|
BUG_ON(system_controller_base == NULL);
|
|
BUG_ON(mvebu_sc->resume_boot_addr == 0);
|
|
writel(virt_to_phys(boot_addr), system_controller_base +
|
|
mvebu_sc->resume_boot_addr);
|
|
}
|
|
#endif
|
|
|
|
static int __init mvebu_system_controller_init(void)
|
|
{
|
|
const struct of_device_id *match;
|
|
struct device_node *np;
|
|
|
|
np = of_find_matching_node_and_match(NULL, of_system_controller_table,
|
|
&match);
|
|
if (np) {
|
|
system_controller_base = of_iomap(np, 0);
|
|
mvebu_sc = (struct mvebu_system_controller *)match->data;
|
|
of_node_put(np);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
early_initcall(mvebu_system_controller_init);
|