mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-21 16:29:59 +00:00
![Wenpeng Liang](/assets/img/avatar_default.png)
Add a blank line after declarations, change the order of them and put the assignments and declarations together. Cc: Richard Cochran <richardcochran@gmail.com> Signed-off-by: Wenpeng Liang <liangwenpeng@huawei.com> Signed-off-by: Weihang Li <liweihang@huawei.com> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: David S. Miller <davem@davemloft.net>
221 lines
4.8 KiB
C
221 lines
4.8 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2011 - 2012 Cavium, Inc.
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/phy.h>
|
|
#include <linux/of.h>
|
|
|
|
#define PHY_ID_BCM8706 0x0143bdc1
|
|
#define PHY_ID_BCM8727 0x0143bff0
|
|
|
|
#define BCM87XX_PMD_RX_SIGNAL_DETECT (MII_ADDR_C45 | 0x1000a)
|
|
#define BCM87XX_10GBASER_PCS_STATUS (MII_ADDR_C45 | 0x30020)
|
|
#define BCM87XX_XGXS_LANE_STATUS (MII_ADDR_C45 | 0x40018)
|
|
|
|
#define BCM87XX_LASI_CONTROL (MII_ADDR_C45 | 0x39002)
|
|
#define BCM87XX_LASI_STATUS (MII_ADDR_C45 | 0x39005)
|
|
|
|
#if IS_ENABLED(CONFIG_OF_MDIO)
|
|
/* Set and/or override some configuration registers based on the
|
|
* broadcom,c45-reg-init property stored in the of_node for the phydev.
|
|
*
|
|
* broadcom,c45-reg-init = <devid reg mask value>,...;
|
|
*
|
|
* There may be one or more sets of <devid reg mask value>:
|
|
*
|
|
* devid: which sub-device to use.
|
|
* reg: the register.
|
|
* mask: if non-zero, ANDed with existing register value.
|
|
* value: ORed with the masked value and written to the regiser.
|
|
*
|
|
*/
|
|
static int bcm87xx_of_reg_init(struct phy_device *phydev)
|
|
{
|
|
const __be32 *paddr;
|
|
const __be32 *paddr_end;
|
|
int len, ret;
|
|
|
|
if (!phydev->mdio.dev.of_node)
|
|
return 0;
|
|
|
|
paddr = of_get_property(phydev->mdio.dev.of_node,
|
|
"broadcom,c45-reg-init", &len);
|
|
if (!paddr)
|
|
return 0;
|
|
|
|
paddr_end = paddr + (len /= sizeof(*paddr));
|
|
|
|
ret = 0;
|
|
|
|
while (paddr + 3 < paddr_end) {
|
|
u16 devid = be32_to_cpup(paddr++);
|
|
u16 reg = be32_to_cpup(paddr++);
|
|
u16 mask = be32_to_cpup(paddr++);
|
|
u16 val_bits = be32_to_cpup(paddr++);
|
|
u32 regnum = mdiobus_c45_addr(devid, reg);
|
|
int val = 0;
|
|
|
|
if (mask) {
|
|
val = phy_read(phydev, regnum);
|
|
if (val < 0) {
|
|
ret = val;
|
|
goto err;
|
|
}
|
|
val &= mask;
|
|
}
|
|
val |= val_bits;
|
|
|
|
ret = phy_write(phydev, regnum, val);
|
|
if (ret < 0)
|
|
goto err;
|
|
}
|
|
err:
|
|
return ret;
|
|
}
|
|
#else
|
|
static int bcm87xx_of_reg_init(struct phy_device *phydev)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif /* CONFIG_OF_MDIO */
|
|
|
|
static int bcm87xx_get_features(struct phy_device *phydev)
|
|
{
|
|
linkmode_set_bit(ETHTOOL_LINK_MODE_10000baseR_FEC_BIT,
|
|
phydev->supported);
|
|
return 0;
|
|
}
|
|
|
|
static int bcm87xx_config_init(struct phy_device *phydev)
|
|
{
|
|
return bcm87xx_of_reg_init(phydev);
|
|
}
|
|
|
|
static int bcm87xx_config_aneg(struct phy_device *phydev)
|
|
{
|
|
return -EINVAL;
|
|
}
|
|
|
|
static int bcm87xx_read_status(struct phy_device *phydev)
|
|
{
|
|
int rx_signal_detect;
|
|
int pcs_status;
|
|
int xgxs_lane_status;
|
|
|
|
rx_signal_detect = phy_read(phydev, BCM87XX_PMD_RX_SIGNAL_DETECT);
|
|
if (rx_signal_detect < 0)
|
|
return rx_signal_detect;
|
|
|
|
if ((rx_signal_detect & 1) == 0)
|
|
goto no_link;
|
|
|
|
pcs_status = phy_read(phydev, BCM87XX_10GBASER_PCS_STATUS);
|
|
if (pcs_status < 0)
|
|
return pcs_status;
|
|
|
|
if ((pcs_status & 1) == 0)
|
|
goto no_link;
|
|
|
|
xgxs_lane_status = phy_read(phydev, BCM87XX_XGXS_LANE_STATUS);
|
|
if (xgxs_lane_status < 0)
|
|
return xgxs_lane_status;
|
|
|
|
if ((xgxs_lane_status & 0x1000) == 0)
|
|
goto no_link;
|
|
|
|
phydev->speed = 10000;
|
|
phydev->link = 1;
|
|
phydev->duplex = 1;
|
|
return 0;
|
|
|
|
no_link:
|
|
phydev->link = 0;
|
|
return 0;
|
|
}
|
|
|
|
static int bcm87xx_config_intr(struct phy_device *phydev)
|
|
{
|
|
int reg, err;
|
|
|
|
reg = phy_read(phydev, BCM87XX_LASI_CONTROL);
|
|
|
|
if (reg < 0)
|
|
return reg;
|
|
|
|
if (phydev->interrupts == PHY_INTERRUPT_ENABLED) {
|
|
err = phy_read(phydev, BCM87XX_LASI_STATUS);
|
|
if (err)
|
|
return err;
|
|
|
|
reg |= 1;
|
|
err = phy_write(phydev, BCM87XX_LASI_CONTROL, reg);
|
|
} else {
|
|
reg &= ~1;
|
|
err = phy_write(phydev, BCM87XX_LASI_CONTROL, reg);
|
|
if (err)
|
|
return err;
|
|
|
|
err = phy_read(phydev, BCM87XX_LASI_STATUS);
|
|
}
|
|
|
|
return err;
|
|
}
|
|
|
|
static irqreturn_t bcm87xx_handle_interrupt(struct phy_device *phydev)
|
|
{
|
|
int irq_status;
|
|
|
|
irq_status = phy_read(phydev, BCM87XX_LASI_STATUS);
|
|
if (irq_status < 0) {
|
|
phy_error(phydev);
|
|
return IRQ_NONE;
|
|
}
|
|
|
|
if (irq_status == 0)
|
|
return IRQ_NONE;
|
|
|
|
phy_trigger_machine(phydev);
|
|
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
static int bcm8706_match_phy_device(struct phy_device *phydev)
|
|
{
|
|
return phydev->c45_ids.device_ids[4] == PHY_ID_BCM8706;
|
|
}
|
|
|
|
static int bcm8727_match_phy_device(struct phy_device *phydev)
|
|
{
|
|
return phydev->c45_ids.device_ids[4] == PHY_ID_BCM8727;
|
|
}
|
|
|
|
static struct phy_driver bcm87xx_driver[] = {
|
|
{
|
|
.phy_id = PHY_ID_BCM8706,
|
|
.phy_id_mask = 0xffffffff,
|
|
.name = "Broadcom BCM8706",
|
|
.get_features = bcm87xx_get_features,
|
|
.config_init = bcm87xx_config_init,
|
|
.config_aneg = bcm87xx_config_aneg,
|
|
.read_status = bcm87xx_read_status,
|
|
.config_intr = bcm87xx_config_intr,
|
|
.handle_interrupt = bcm87xx_handle_interrupt,
|
|
.match_phy_device = bcm8706_match_phy_device,
|
|
}, {
|
|
.phy_id = PHY_ID_BCM8727,
|
|
.phy_id_mask = 0xffffffff,
|
|
.name = "Broadcom BCM8727",
|
|
.get_features = bcm87xx_get_features,
|
|
.config_init = bcm87xx_config_init,
|
|
.config_aneg = bcm87xx_config_aneg,
|
|
.read_status = bcm87xx_read_status,
|
|
.config_intr = bcm87xx_config_intr,
|
|
.handle_interrupt = bcm87xx_handle_interrupt,
|
|
.match_phy_device = bcm8727_match_phy_device,
|
|
} };
|
|
|
|
module_phy_driver(bcm87xx_driver);
|
|
|
|
MODULE_LICENSE("GPL v2");
|