mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-27 11:19:37 +00:00
![Krzysztof Kozlowski](/assets/img/avatar_default.png)
Simplify the code dereferencing several pointers to reach the struct device. Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com> Signed-off-by: Jakub Kicinski <kuba@kernel.org>
119 lines
2.7 KiB
C
119 lines
2.7 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* NCI based driver for Samsung S3FWRN5 NFC chip
|
|
*
|
|
* Copyright (C) 2015 Samsung Electrnoics
|
|
* Robert Baldyga <r.baldyga@samsung.com>
|
|
*/
|
|
|
|
#include <linux/completion.h>
|
|
#include <linux/firmware.h>
|
|
|
|
#include "s3fwrn5.h"
|
|
#include "nci.h"
|
|
|
|
static int s3fwrn5_nci_prop_rsp(struct nci_dev *ndev, struct sk_buff *skb)
|
|
{
|
|
__u8 status = skb->data[0];
|
|
|
|
nci_req_complete(ndev, status);
|
|
return 0;
|
|
}
|
|
|
|
const struct nci_driver_ops s3fwrn5_nci_prop_ops[4] = {
|
|
{
|
|
.opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
|
|
NCI_PROP_SET_RFREG),
|
|
.rsp = s3fwrn5_nci_prop_rsp,
|
|
},
|
|
{
|
|
.opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
|
|
NCI_PROP_START_RFREG),
|
|
.rsp = s3fwrn5_nci_prop_rsp,
|
|
},
|
|
{
|
|
.opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
|
|
NCI_PROP_STOP_RFREG),
|
|
.rsp = s3fwrn5_nci_prop_rsp,
|
|
},
|
|
{
|
|
.opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
|
|
NCI_PROP_FW_CFG),
|
|
.rsp = s3fwrn5_nci_prop_rsp,
|
|
},
|
|
};
|
|
|
|
#define S3FWRN5_RFREG_SECTION_SIZE 252
|
|
|
|
int s3fwrn5_nci_rf_configure(struct s3fwrn5_info *info, const char *fw_name)
|
|
{
|
|
struct device *dev = &info->ndev->nfc_dev->dev;
|
|
const struct firmware *fw;
|
|
struct nci_prop_fw_cfg_cmd fw_cfg;
|
|
struct nci_prop_set_rfreg_cmd set_rfreg;
|
|
struct nci_prop_stop_rfreg_cmd stop_rfreg;
|
|
u32 checksum;
|
|
int i, len;
|
|
int ret;
|
|
|
|
ret = request_firmware(&fw, fw_name, dev);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
/* Compute rfreg checksum */
|
|
|
|
checksum = 0;
|
|
for (i = 0; i < fw->size; i += 4)
|
|
checksum += *((u32 *)(fw->data+i));
|
|
|
|
/* Set default clock configuration for external crystal */
|
|
|
|
fw_cfg.clk_type = 0x01;
|
|
fw_cfg.clk_speed = 0xff;
|
|
fw_cfg.clk_req = 0xff;
|
|
ret = nci_prop_cmd(info->ndev, NCI_PROP_FW_CFG,
|
|
sizeof(fw_cfg), (__u8 *)&fw_cfg);
|
|
if (ret < 0)
|
|
goto out;
|
|
|
|
/* Start rfreg configuration */
|
|
|
|
dev_info(dev, "rfreg configuration update: %s\n", fw_name);
|
|
|
|
ret = nci_prop_cmd(info->ndev, NCI_PROP_START_RFREG, 0, NULL);
|
|
if (ret < 0) {
|
|
dev_err(dev, "Unable to start rfreg update\n");
|
|
goto out;
|
|
}
|
|
|
|
/* Update rfreg */
|
|
|
|
set_rfreg.index = 0;
|
|
for (i = 0; i < fw->size; i += S3FWRN5_RFREG_SECTION_SIZE) {
|
|
len = (fw->size - i < S3FWRN5_RFREG_SECTION_SIZE) ?
|
|
(fw->size - i) : S3FWRN5_RFREG_SECTION_SIZE;
|
|
memcpy(set_rfreg.data, fw->data+i, len);
|
|
ret = nci_prop_cmd(info->ndev, NCI_PROP_SET_RFREG,
|
|
len+1, (__u8 *)&set_rfreg);
|
|
if (ret < 0) {
|
|
dev_err(dev, "rfreg update error (code=%d)\n", ret);
|
|
goto out;
|
|
}
|
|
set_rfreg.index++;
|
|
}
|
|
|
|
/* Finish rfreg configuration */
|
|
|
|
stop_rfreg.checksum = checksum & 0xffff;
|
|
ret = nci_prop_cmd(info->ndev, NCI_PROP_STOP_RFREG,
|
|
sizeof(stop_rfreg), (__u8 *)&stop_rfreg);
|
|
if (ret < 0) {
|
|
dev_err(dev, "Unable to stop rfreg update\n");
|
|
goto out;
|
|
}
|
|
|
|
dev_info(dev, "rfreg configuration update: success\n");
|
|
out:
|
|
release_firmware(fw);
|
|
return ret;
|
|
}
|