mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-28 05:12:49 +00:00
35e0964e48
Document named opp-microvolt property for opp-v2-kryo-cpu schema. This property is used to declare multiple voltage ranges selected on the different values read from efuses. The selection is done based on the speed pvs values and the named opp-microvolt property is selected by the qcom-cpufreq-nvmem driver. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Viresh Kumar <viresh.kumar@linaro.org>
309 lines
9.3 KiB
YAML
309 lines
9.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/opp/opp-v2-kryo-cpu.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Technologies, Inc. NVMEM OPP
|
|
|
|
maintainers:
|
|
- Ilia Lin <ilia.lin@kernel.org>
|
|
|
|
allOf:
|
|
- $ref: opp-v2-base.yaml#
|
|
|
|
description: |
|
|
In certain Qualcomm Technologies, Inc. SoCs like APQ8096 and MSM8996,
|
|
the CPU frequencies subset and voltage value of each OPP varies based on
|
|
the silicon variant in use.
|
|
Qualcomm Technologies, Inc. Process Voltage Scaling Tables
|
|
defines the voltage and frequency value based on the speedbin blown in
|
|
the efuse combination.
|
|
The qcom-cpufreq-nvmem driver reads the efuse value from the SoC to provide
|
|
the OPP framework with required information (existing HW bitmap).
|
|
This is used to determine the voltage and frequency value for each OPP of
|
|
operating-points-v2 table when it is parsed by the OPP framework.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- operating-points-v2-krait-cpu
|
|
- operating-points-v2-kryo-cpu
|
|
|
|
nvmem-cells:
|
|
description: |
|
|
A phandle pointing to a nvmem-cells node representing the
|
|
efuse registers that has information about the
|
|
speedbin that is used to select the right frequency/voltage
|
|
value pair.
|
|
|
|
opp-shared: true
|
|
|
|
patternProperties:
|
|
'^opp-?[0-9]+$':
|
|
type: object
|
|
additionalProperties: false
|
|
|
|
properties:
|
|
opp-hz: true
|
|
|
|
opp-microvolt: true
|
|
|
|
opp-peak-kBps: true
|
|
|
|
opp-supported-hw:
|
|
description: |
|
|
A single 32 bit bitmap value, representing compatible HW.
|
|
Bitmap for MSM8996 format:
|
|
0: MSM8996, speedbin 0
|
|
1: MSM8996, speedbin 1
|
|
2: MSM8996, speedbin 2
|
|
3: MSM8996, speedbin 3
|
|
4-31: unused
|
|
|
|
Bitmap for MSM8996SG format (speedbin shifted of 4 left):
|
|
0-3: unused
|
|
4: MSM8996SG, speedbin 0
|
|
5: MSM8996SG, speedbin 1
|
|
6: MSM8996SG, speedbin 2
|
|
7-31: unused
|
|
|
|
Bitmap for IPQ806x SoC:
|
|
0: IPQ8062
|
|
1: IPQ8064/IPQ8066/IPQ8068
|
|
2: IPQ8065/IPQ8069
|
|
3-31: unused
|
|
|
|
Other platforms use bits directly corresponding to speedbin index.
|
|
|
|
clock-latency-ns: true
|
|
|
|
required-opps: true
|
|
|
|
patternProperties:
|
|
'^opp-microvolt-speed[0-9]+-pvs[0-9]+$': true
|
|
|
|
required:
|
|
- opp-hz
|
|
|
|
required:
|
|
- compatible
|
|
|
|
if:
|
|
required:
|
|
- nvmem-cells
|
|
then:
|
|
patternProperties:
|
|
'^opp-?[0-9]+$':
|
|
required:
|
|
- opp-supported-hw
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
/ {
|
|
model = "Qualcomm Technologies, Inc. DB820c";
|
|
compatible = "arrow,apq8096-db820c", "qcom,apq8096-sbc", "qcom,apq8096";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
cpus {
|
|
#address-cells = <2>;
|
|
#size-cells = <0>;
|
|
|
|
CPU0: cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "qcom,kryo";
|
|
reg = <0x0 0x0>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0>;
|
|
capacity-dmips-mhz = <1024>;
|
|
clocks = <&kryocc 0>;
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
power-domains = <&cpr>;
|
|
power-domain-names = "cpr";
|
|
#cooling-cells = <2>;
|
|
next-level-cache = <&L2_0>;
|
|
L2_0: l2-cache {
|
|
compatible = "cache";
|
|
cache-level = <2>;
|
|
cache-unified;
|
|
};
|
|
};
|
|
|
|
CPU1: cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "qcom,kryo";
|
|
reg = <0x0 0x1>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0>;
|
|
capacity-dmips-mhz = <1024>;
|
|
clocks = <&kryocc 0>;
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
power-domains = <&cpr>;
|
|
power-domain-names = "cpr";
|
|
#cooling-cells = <2>;
|
|
next-level-cache = <&L2_0>;
|
|
};
|
|
|
|
CPU2: cpu@100 {
|
|
device_type = "cpu";
|
|
compatible = "qcom,kryo";
|
|
reg = <0x0 0x100>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0>;
|
|
capacity-dmips-mhz = <1024>;
|
|
clocks = <&kryocc 1>;
|
|
operating-points-v2 = <&cluster1_opp>;
|
|
power-domains = <&cpr>;
|
|
power-domain-names = "cpr";
|
|
#cooling-cells = <2>;
|
|
next-level-cache = <&L2_1>;
|
|
L2_1: l2-cache {
|
|
compatible = "cache";
|
|
cache-level = <2>;
|
|
cache-unified;
|
|
};
|
|
};
|
|
|
|
CPU3: cpu@101 {
|
|
device_type = "cpu";
|
|
compatible = "qcom,kryo";
|
|
reg = <0x0 0x101>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0>;
|
|
capacity-dmips-mhz = <1024>;
|
|
clocks = <&kryocc 1>;
|
|
operating-points-v2 = <&cluster1_opp>;
|
|
power-domains = <&cpr>;
|
|
power-domain-names = "cpr";
|
|
#cooling-cells = <2>;
|
|
next-level-cache = <&L2_1>;
|
|
};
|
|
|
|
cpu-map {
|
|
cluster0 {
|
|
core0 {
|
|
cpu = <&CPU0>;
|
|
};
|
|
|
|
core1 {
|
|
cpu = <&CPU1>;
|
|
};
|
|
};
|
|
|
|
cluster1 {
|
|
core0 {
|
|
cpu = <&CPU2>;
|
|
};
|
|
|
|
core1 {
|
|
cpu = <&CPU3>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
cluster0_opp: opp-table-0 {
|
|
compatible = "operating-points-v2-kryo-cpu";
|
|
nvmem-cells = <&speedbin_efuse>;
|
|
opp-shared;
|
|
|
|
opp-307200000 {
|
|
opp-hz = /bits/ 64 <307200000>;
|
|
opp-microvolt = <905000 905000 1140000>;
|
|
opp-supported-hw = <0x7>;
|
|
clock-latency-ns = <200000>;
|
|
required-opps = <&cpr_opp1>;
|
|
};
|
|
opp-1401600000 {
|
|
opp-hz = /bits/ 64 <1401600000>;
|
|
opp-microvolt = <1140000 905000 1140000>;
|
|
opp-supported-hw = <0x5>;
|
|
clock-latency-ns = <200000>;
|
|
required-opps = <&cpr_opp2>;
|
|
};
|
|
opp-1593600000 {
|
|
opp-hz = /bits/ 64 <1593600000>;
|
|
opp-microvolt = <1140000 905000 1140000>;
|
|
opp-supported-hw = <0x1>;
|
|
clock-latency-ns = <200000>;
|
|
required-opps = <&cpr_opp3>;
|
|
};
|
|
};
|
|
|
|
cluster1_opp: opp-table-1 {
|
|
compatible = "operating-points-v2-kryo-cpu";
|
|
nvmem-cells = <&speedbin_efuse>;
|
|
opp-shared;
|
|
|
|
opp-307200000 {
|
|
opp-hz = /bits/ 64 <307200000>;
|
|
opp-microvolt = <905000 905000 1140000>;
|
|
opp-supported-hw = <0x7>;
|
|
clock-latency-ns = <200000>;
|
|
required-opps = <&cpr_opp1>;
|
|
};
|
|
opp-1804800000 {
|
|
opp-hz = /bits/ 64 <1804800000>;
|
|
opp-microvolt = <1140000 905000 1140000>;
|
|
opp-supported-hw = <0x6>;
|
|
clock-latency-ns = <200000>;
|
|
required-opps = <&cpr_opp4>;
|
|
};
|
|
opp-1900800000 {
|
|
opp-hz = /bits/ 64 <1900800000>;
|
|
opp-microvolt = <1140000 905000 1140000>;
|
|
opp-supported-hw = <0x4>;
|
|
clock-latency-ns = <200000>;
|
|
required-opps = <&cpr_opp5>;
|
|
};
|
|
opp-2150400000 {
|
|
opp-hz = /bits/ 64 <2150400000>;
|
|
opp-microvolt = <1140000 905000 1140000>;
|
|
opp-supported-hw = <0x1>;
|
|
clock-latency-ns = <200000>;
|
|
required-opps = <&cpr_opp6>;
|
|
};
|
|
};
|
|
|
|
/* Dummy opp table to give example for named opp-microvolt */
|
|
opp-table-2 {
|
|
compatible = "operating-points-v2-krait-cpu";
|
|
nvmem-cells = <&speedbin_efuse>;
|
|
|
|
opp-384000000 {
|
|
opp-hz = /bits/ 64 <384000000>;
|
|
opp-microvolt-speed0-pvs0 = <1000000 950000 1050000>;
|
|
opp-microvolt-speed0-pvs1 = <925000 878750 971250>;
|
|
opp-microvolt-speed0-pvs2 = <875000 831250 918750>;
|
|
opp-microvolt-speed0-pvs3 = <800000 760000 840000>;
|
|
opp-supported-hw = <0x7>;
|
|
clock-latency-ns = <100000>;
|
|
};
|
|
};
|
|
|
|
smem {
|
|
compatible = "qcom,smem";
|
|
memory-region = <&smem_mem>;
|
|
hwlocks = <&tcsr_mutex 3>;
|
|
};
|
|
|
|
soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
qfprom: qfprom@74000 {
|
|
compatible = "qcom,msm8996-qfprom", "qcom,qfprom";
|
|
reg = <0x00074000 0x8ff>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
speedbin_efuse: speedbin@133 {
|
|
reg = <0x133 0x1>;
|
|
bits = <5 3>;
|
|
};
|
|
};
|
|
};
|
|
};
|