63 lines
1.8 KiB
C
63 lines
1.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2021 Western Digital Corporation or its affiliates.
|
|
* Copyright (c) 2022 Ventana Micro Systems Inc.
|
|
*/
|
|
|
|
#ifndef _ASM_RISCV_SUSPEND_H
|
|
#define _ASM_RISCV_SUSPEND_H
|
|
|
|
#include <asm/ptrace.h>
|
|
|
|
struct suspend_context {
|
|
/* Saved and restored by low-level functions */
|
|
struct pt_regs regs;
|
|
/* Saved and restored by high-level functions */
|
|
unsigned long scratch;
|
|
unsigned long envcfg;
|
|
unsigned long tvec;
|
|
unsigned long ie;
|
|
#ifdef CONFIG_MMU
|
|
unsigned long satp;
|
|
#endif
|
|
};
|
|
|
|
/*
|
|
* Used by hibernation core and cleared during resume sequence
|
|
*/
|
|
extern int in_suspend;
|
|
|
|
/* Low-level CPU suspend entry function */
|
|
int __cpu_suspend_enter(struct suspend_context *context);
|
|
|
|
/* High-level CPU suspend which will save context and call finish() */
|
|
int cpu_suspend(unsigned long arg,
|
|
int (*finish)(unsigned long arg,
|
|
unsigned long entry,
|
|
unsigned long context));
|
|
|
|
/* Low-level CPU resume entry function */
|
|
int __cpu_resume_enter(unsigned long hartid, unsigned long context);
|
|
|
|
/* Used to save and restore the CSRs */
|
|
void suspend_save_csrs(struct suspend_context *context);
|
|
void suspend_restore_csrs(struct suspend_context *context);
|
|
|
|
/* Low-level API to support hibernation */
|
|
int swsusp_arch_suspend(void);
|
|
int swsusp_arch_resume(void);
|
|
int arch_hibernation_header_save(void *addr, unsigned int max_size);
|
|
int arch_hibernation_header_restore(void *addr);
|
|
int __hibernate_cpu_resume(void);
|
|
|
|
/* Used to resume on the CPU we hibernated on */
|
|
int hibernate_resume_nonboot_cpu_disable(void);
|
|
|
|
asmlinkage void hibernate_restore_image(unsigned long resume_satp, unsigned long satp_temp,
|
|
unsigned long cpu_resume);
|
|
asmlinkage int hibernate_core_restore_code(void);
|
|
bool riscv_sbi_hsm_is_supported(void);
|
|
bool riscv_sbi_suspend_state_is_valid(u32 state);
|
|
int riscv_sbi_hart_suspend(u32 state);
|
|
#endif
|