mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-28 15:20:41 +00:00
1c40d40f68
By default, GT (and GuC) run at RPn. Requesting for RP0 before firmware load can speed up DMA and HuC auth as well. In addition to writing to 0xA008, we also need to enable swreq in 0xA024 so that Punit will pay heed to our request. SLPC will restore the frequency back to RPn after initialization, but we need to manually do that for the non-SLPC path. We don't need a manual override in the SLPC disabled case, just use the intel_rps_set function to ensure consistent RPS state. Signed-off-by: Vinay Belgaumkar <vinay.belgaumkar@intel.com> Reviewed-by: Sujaritha Sundaresan <sujaritha.sundaresan@intel.com> Signed-off-by: John Harrison <John.C.Harrison@Intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20211216233022.21351-1-vinay.belgaumkar@intel.com
115 lines
3.5 KiB
C
115 lines
3.5 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2019 Intel Corporation
|
|
*/
|
|
|
|
#ifndef INTEL_RPS_H
|
|
#define INTEL_RPS_H
|
|
|
|
#include "intel_rps_types.h"
|
|
|
|
struct i915_request;
|
|
|
|
void intel_rps_init_early(struct intel_rps *rps);
|
|
void intel_rps_init(struct intel_rps *rps);
|
|
void intel_rps_sanitize(struct intel_rps *rps);
|
|
|
|
void intel_rps_driver_register(struct intel_rps *rps);
|
|
void intel_rps_driver_unregister(struct intel_rps *rps);
|
|
|
|
void intel_rps_enable(struct intel_rps *rps);
|
|
void intel_rps_disable(struct intel_rps *rps);
|
|
|
|
void intel_rps_park(struct intel_rps *rps);
|
|
void intel_rps_unpark(struct intel_rps *rps);
|
|
void intel_rps_boost(struct i915_request *rq);
|
|
void intel_rps_dec_waiters(struct intel_rps *rps);
|
|
u32 intel_rps_get_boost_frequency(struct intel_rps *rps);
|
|
int intel_rps_set_boost_frequency(struct intel_rps *rps, u32 freq);
|
|
|
|
int intel_rps_set(struct intel_rps *rps, u8 val);
|
|
void intel_rps_mark_interactive(struct intel_rps *rps, bool interactive);
|
|
|
|
int intel_gpu_freq(struct intel_rps *rps, int val);
|
|
int intel_freq_opcode(struct intel_rps *rps, int val);
|
|
u32 intel_rps_get_cagf(struct intel_rps *rps, u32 rpstat1);
|
|
u32 intel_rps_read_actual_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_get_requested_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_get_min_frequency(struct intel_rps *rps);
|
|
int intel_rps_set_min_frequency(struct intel_rps *rps, u32 val);
|
|
u32 intel_rps_get_max_frequency(struct intel_rps *rps);
|
|
int intel_rps_set_max_frequency(struct intel_rps *rps, u32 val);
|
|
u32 intel_rps_get_rp0_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_get_rp1_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_get_rpn_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_read_punit_req(struct intel_rps *rps);
|
|
u32 intel_rps_read_punit_req_frequency(struct intel_rps *rps);
|
|
u32 intel_rps_read_state_cap(struct intel_rps *rps);
|
|
void intel_rps_raise_unslice(struct intel_rps *rps);
|
|
void intel_rps_lower_unslice(struct intel_rps *rps);
|
|
|
|
void gen5_rps_irq_handler(struct intel_rps *rps);
|
|
void gen6_rps_irq_handler(struct intel_rps *rps, u32 pm_iir);
|
|
void gen11_rps_irq_handler(struct intel_rps *rps, u32 pm_iir);
|
|
|
|
static inline bool intel_rps_is_enabled(const struct intel_rps *rps)
|
|
{
|
|
return test_bit(INTEL_RPS_ENABLED, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_set_enabled(struct intel_rps *rps)
|
|
{
|
|
set_bit(INTEL_RPS_ENABLED, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_clear_enabled(struct intel_rps *rps)
|
|
{
|
|
clear_bit(INTEL_RPS_ENABLED, &rps->flags);
|
|
}
|
|
|
|
static inline bool intel_rps_is_active(const struct intel_rps *rps)
|
|
{
|
|
return test_bit(INTEL_RPS_ACTIVE, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_set_active(struct intel_rps *rps)
|
|
{
|
|
set_bit(INTEL_RPS_ACTIVE, &rps->flags);
|
|
}
|
|
|
|
static inline bool intel_rps_clear_active(struct intel_rps *rps)
|
|
{
|
|
return test_and_clear_bit(INTEL_RPS_ACTIVE, &rps->flags);
|
|
}
|
|
|
|
static inline bool intel_rps_has_interrupts(const struct intel_rps *rps)
|
|
{
|
|
return test_bit(INTEL_RPS_INTERRUPTS, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_set_interrupts(struct intel_rps *rps)
|
|
{
|
|
set_bit(INTEL_RPS_INTERRUPTS, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_clear_interrupts(struct intel_rps *rps)
|
|
{
|
|
clear_bit(INTEL_RPS_INTERRUPTS, &rps->flags);
|
|
}
|
|
|
|
static inline bool intel_rps_uses_timer(const struct intel_rps *rps)
|
|
{
|
|
return test_bit(INTEL_RPS_TIMER, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_set_timer(struct intel_rps *rps)
|
|
{
|
|
set_bit(INTEL_RPS_TIMER, &rps->flags);
|
|
}
|
|
|
|
static inline void intel_rps_clear_timer(struct intel_rps *rps)
|
|
{
|
|
clear_bit(INTEL_RPS_TIMER, &rps->flags);
|
|
}
|
|
|
|
#endif /* INTEL_RPS_H */
|