linux-stable/arch/mips/netlogic/xlp
Jayachandran C c24a8a7a99 MIPS: Netlogic: Add MSI support for XLP
Add MSI chip and MSIX chip definitions.

For MSI, we map the link interrupt to a MSI link IRQ which will
do a second level of dispatch based on the MSI status register.

The MSI chip definitions use the MSI enable register to enable
and disable the MSI irqs.

For MSI-X, we split the 32 available MSI-X vectors across the
four PCIe links (8 each). These PIC interrupts generate an IRQ
per link which uses a second level dispatch as well.

The MSI-X chip definition uses the standard functions to enable
and disable interrupts.

Signed-off-by: Jayachandran C <jchandra@broadcom.com>
Signed-off-by: John Crispin <blogic@openwrt.org>
Patchwork: http://patchwork.linux-mips.org/patch/6270/
2014-01-24 22:39:46 +01:00
..
cop2-ex.c MIPS: Netlogic: COP2 save/restore code 2013-06-13 17:46:41 +02:00
dt.c MIPS: Netlogic: replace early_init_devtree() call 2013-11-06 16:14:04 -06:00
Makefile MIPS: Netlogic: Add support for USB on XLP2xx 2013-09-03 23:22:20 +02:00
nlm_hal.c MIPS: Netlogic: Add MSI support for XLP 2014-01-24 22:39:46 +01:00
setup.c MIPS: Netlogic: replace early_init_devtree() call 2013-11-06 16:14:04 -06:00
usb-init-xlp2.c MIPS: Netlogic: Add support for USB on XLP2xx 2013-09-03 23:22:20 +02:00
usb-init.c MIPS: Netlogic: Add support for USB on XLP2xx 2013-09-03 23:22:20 +02:00
wakeup.c MIPS: Netlogic: Core wakeup changes for XLP2XX 2013-09-03 23:22:19 +02:00