mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-31 00:17:44 +00:00
35a17eb6a8
This is kind of hokey, we could use the hardware provided facilities
much better.
MSIs are assosciated with MSI Queues. MSI Queues generate interrupts
when any MSI assosciated with it is signalled. This suggests a
two-tiered IRQ dispatch scheme:
MSI Queue interrupt --> queue interrupt handler
MSI dispatch --> driver interrupt handler
But we just get one-level under Linux currently. What I'd like to do
is possibly stick the IRQ actions into a per-MSI-Queue data structure,
and dispatch them form there, but the generic IRQ layer doesn't
provide a way to do that right now.
So, the current kludge is to "ACK" the interrupt by processing the
MSI Queue data structures and ACK'ing them, then we run the actual
handler like normal.
We are wasting a lot of useful information, for example the MSI data
and address are provided with ever MSI, as well as a system tick if
available. If we could pass this into the IRQ handler it could help
with certain things, in particular for PCI-Express error messages.
The MSI entries on sparc64 also tell you exactly which bus/device/fn
sent the MSI, which would be great for error handling when no
registered IRQ handler can service the interrupt.
We override the disable/enable IRQ chip methods in sun4v_msi, so we
have to call {mask,unmask}_msi_irq() directly from there. This is
another ugly wart.
Signed-off-by: David S. Miller <davem@davemloft.net>
78 lines
2.4 KiB
C
78 lines
2.4 KiB
C
/* $Id: irq.h,v 1.21 2002/01/23 11:27:36 davem Exp $
|
|
* irq.h: IRQ registers on the 64-bit Sparc.
|
|
*
|
|
* Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)
|
|
* Copyright (C) 1998 Jakub Jelinek (jj@ultra.linux.cz)
|
|
*/
|
|
|
|
#ifndef _SPARC64_IRQ_H
|
|
#define _SPARC64_IRQ_H
|
|
|
|
#include <linux/linkage.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/interrupt.h>
|
|
#include <asm/pil.h>
|
|
#include <asm/ptrace.h>
|
|
|
|
/* IMAP/ICLR register defines */
|
|
#define IMAP_VALID 0x80000000 /* IRQ Enabled */
|
|
#define IMAP_TID_UPA 0x7c000000 /* UPA TargetID */
|
|
#define IMAP_TID_JBUS 0x7c000000 /* JBUS TargetID */
|
|
#define IMAP_TID_SHIFT 26
|
|
#define IMAP_AID_SAFARI 0x7c000000 /* Safari AgentID */
|
|
#define IMAP_AID_SHIFT 26
|
|
#define IMAP_NID_SAFARI 0x03e00000 /* Safari NodeID */
|
|
#define IMAP_NID_SHIFT 21
|
|
#define IMAP_IGN 0x000007c0 /* IRQ Group Number */
|
|
#define IMAP_INO 0x0000003f /* IRQ Number */
|
|
#define IMAP_INR 0x000007ff /* Full interrupt number*/
|
|
|
|
#define ICLR_IDLE 0x00000000 /* Idle state */
|
|
#define ICLR_TRANSMIT 0x00000001 /* Transmit state */
|
|
#define ICLR_PENDING 0x00000003 /* Pending state */
|
|
|
|
/* The largest number of unique interrupt sources we support.
|
|
* If this needs to ever be larger than 255, you need to change
|
|
* the type of ino_bucket->virt_irq as appropriate.
|
|
*
|
|
* ino_bucket->virt_irq allocation is made during {sun4v_,}build_irq().
|
|
*/
|
|
#define NR_IRQS 255
|
|
|
|
extern void irq_install_pre_handler(int virt_irq,
|
|
void (*func)(unsigned int, void *, void *),
|
|
void *arg1, void *arg2);
|
|
#define irq_canonicalize(irq) (irq)
|
|
extern unsigned int build_irq(int inofixup, unsigned long iclr, unsigned long imap);
|
|
extern unsigned int sun4v_build_irq(u32 devhandle, unsigned int devino);
|
|
extern unsigned int sun4v_build_msi(u32 devhandle, unsigned int *virt_irq_p,
|
|
unsigned int msi_devino_start,
|
|
unsigned int msi_devino_end);
|
|
extern void sun4v_destroy_msi(unsigned int virt_irq);
|
|
extern unsigned int sbus_build_irq(void *sbus, unsigned int ino);
|
|
|
|
static __inline__ void set_softint(unsigned long bits)
|
|
{
|
|
__asm__ __volatile__("wr %0, 0x0, %%set_softint"
|
|
: /* No outputs */
|
|
: "r" (bits));
|
|
}
|
|
|
|
static __inline__ void clear_softint(unsigned long bits)
|
|
{
|
|
__asm__ __volatile__("wr %0, 0x0, %%clear_softint"
|
|
: /* No outputs */
|
|
: "r" (bits));
|
|
}
|
|
|
|
static __inline__ unsigned long get_softint(void)
|
|
{
|
|
unsigned long retval;
|
|
|
|
__asm__ __volatile__("rd %%softint, %0"
|
|
: "=r" (retval));
|
|
return retval;
|
|
}
|
|
|
|
#endif
|