mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-23 01:10:04 +00:00
![Arnd Bergmann](/assets/img/avatar_default.png)
The s3c2410fb driver is too deeply intertwined with the s3c24xx platform code. Change it in a way that avoids the use of platform header files but having all interface data in a platform_data header, and the private register definitions next to the driver itself. One ugly bit here is that the driver pokes directly into gpio registers, which are owned by another driver. Passing the mapped addresses in platform_data is somewhat suboptimal, but it is a small improvement over the previous version. Signed-off-by: Arnd Bergmann <arnd@arndb.de> Link: https://lore.kernel.org/r/20200806182059.2431-33-krzk@kernel.org Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
99 lines
2.7 KiB
C
99 lines
2.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2004 Arnaud Patard <arnaud.patard@rtp-net.org>
|
|
*
|
|
* Inspired by pxafb.h
|
|
*/
|
|
|
|
#ifndef __ASM_PLAT_FB_S3C2410_H
|
|
#define __ASM_PLAT_FB_S3C2410_H __FILE__
|
|
|
|
#include <linux/compiler_types.h>
|
|
|
|
struct s3c2410fb_hw {
|
|
unsigned long lcdcon1;
|
|
unsigned long lcdcon2;
|
|
unsigned long lcdcon3;
|
|
unsigned long lcdcon4;
|
|
unsigned long lcdcon5;
|
|
};
|
|
|
|
/* LCD description */
|
|
struct s3c2410fb_display {
|
|
/* LCD type */
|
|
unsigned type;
|
|
#define S3C2410_LCDCON1_DSCAN4 (0<<5)
|
|
#define S3C2410_LCDCON1_STN4 (1<<5)
|
|
#define S3C2410_LCDCON1_STN8 (2<<5)
|
|
#define S3C2410_LCDCON1_TFT (3<<5)
|
|
|
|
#define S3C2410_LCDCON1_TFT1BPP (8<<1)
|
|
#define S3C2410_LCDCON1_TFT2BPP (9<<1)
|
|
#define S3C2410_LCDCON1_TFT4BPP (10<<1)
|
|
#define S3C2410_LCDCON1_TFT8BPP (11<<1)
|
|
#define S3C2410_LCDCON1_TFT16BPP (12<<1)
|
|
#define S3C2410_LCDCON1_TFT24BPP (13<<1)
|
|
|
|
/* Screen size */
|
|
unsigned short width;
|
|
unsigned short height;
|
|
|
|
/* Screen info */
|
|
unsigned short xres;
|
|
unsigned short yres;
|
|
unsigned short bpp;
|
|
|
|
unsigned pixclock; /* pixclock in picoseconds */
|
|
unsigned short left_margin; /* value in pixels (TFT) or HCLKs (STN) */
|
|
unsigned short right_margin; /* value in pixels (TFT) or HCLKs (STN) */
|
|
unsigned short hsync_len; /* value in pixels (TFT) or HCLKs (STN) */
|
|
unsigned short upper_margin; /* value in lines (TFT) or 0 (STN) */
|
|
unsigned short lower_margin; /* value in lines (TFT) or 0 (STN) */
|
|
unsigned short vsync_len; /* value in lines (TFT) or 0 (STN) */
|
|
|
|
/* lcd configuration registers */
|
|
unsigned long lcdcon5;
|
|
#define S3C2410_LCDCON5_BPP24BL (1<<12)
|
|
#define S3C2410_LCDCON5_FRM565 (1<<11)
|
|
#define S3C2410_LCDCON5_INVVCLK (1<<10)
|
|
#define S3C2410_LCDCON5_INVVLINE (1<<9)
|
|
#define S3C2410_LCDCON5_INVVFRAME (1<<8)
|
|
#define S3C2410_LCDCON5_INVVD (1<<7)
|
|
#define S3C2410_LCDCON5_INVVDEN (1<<6)
|
|
#define S3C2410_LCDCON5_INVPWREN (1<<5)
|
|
#define S3C2410_LCDCON5_INVLEND (1<<4)
|
|
#define S3C2410_LCDCON5_PWREN (1<<3)
|
|
#define S3C2410_LCDCON5_ENLEND (1<<2)
|
|
#define S3C2410_LCDCON5_BSWP (1<<1)
|
|
#define S3C2410_LCDCON5_HWSWP (1<<0)
|
|
};
|
|
|
|
struct s3c2410fb_mach_info {
|
|
|
|
struct s3c2410fb_display *displays; /* attached displays info */
|
|
unsigned num_displays; /* number of defined displays */
|
|
unsigned default_display;
|
|
|
|
/* GPIOs */
|
|
|
|
unsigned long gpcup;
|
|
unsigned long gpcup_mask;
|
|
unsigned long gpccon;
|
|
unsigned long gpccon_mask;
|
|
unsigned long gpdup;
|
|
unsigned long gpdup_mask;
|
|
unsigned long gpdcon;
|
|
unsigned long gpdcon_mask;
|
|
|
|
void __iomem * gpccon_reg;
|
|
void __iomem * gpcup_reg;
|
|
void __iomem * gpdcon_reg;
|
|
void __iomem * gpdup_reg;
|
|
|
|
/* lpc3600 control register */
|
|
unsigned long lpcsel;
|
|
};
|
|
|
|
extern void s3c24xx_fb_set_platdata(struct s3c2410fb_mach_info *);
|
|
|
|
#endif /* __ASM_PLAT_FB_S3C2410_H */
|