Joerg Roedel 30bd6733ef x86/mm: Flush global TLB when switching to trampoline page-table ... [ Upstream commit 71d5049b05 ] Move the switching code into a function so that it can be re-used and add a global TLB flush. This makes sure that usage of memory which is not mapped in the trampoline page-table is reliably caught. Also move the clearing of CR4.PCIDE before the CR3 switch because the cr4_clear_bits() function will access data not mapped into the trampoline page-table. Signed-off-by: Joerg Roedel <jroedel@suse.de> Signed-off-by: Borislav Petkov <bp@suse.de> Link: https://lore.kernel.org/r/20211202153226.22946-4-joro@8bytes.org Signed-off-by: Sasha Levin <sashal@kernel.org>		2022-01-27 11:04:35 +01:00
..
rm	x86/msr: Rename MSR_K8_SYSCFG to MSR_AMD64_SYSCFG	2021-05-10 07:51:38 +02:00
init.c	x86/mm: Flush global TLB when switching to trampoline page-table	2022-01-27 11:04:35 +01:00
Makefile	x86, objtool: Dont exclude arch/x86/realmode/	2021-05-12 14:54:54 +02:00
rmpiggy.S	x86/asm/realmode: Use SYM_DATA_* instead of GLOBAL	2019-10-18 11:28:47 +02:00