mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-23 17:30:02 +00:00
![Andy Shevchenko](/assets/img/avatar_default.png)
A new call to SCU intel_scu_ipc_raw_command() writes SPTR and DPTR registers before sending a command. Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
81 lines
2.3 KiB
C
81 lines
2.3 KiB
C
#ifndef _ASM_X86_INTEL_SCU_IPC_H_
|
|
#define _ASM_X86_INTEL_SCU_IPC_H_
|
|
|
|
#include <linux/notifier.h>
|
|
|
|
#define IPCMSG_INDIRECT_READ 0x02
|
|
#define IPCMSG_INDIRECT_WRITE 0x05
|
|
|
|
#define IPCMSG_COLD_OFF 0x80 /* Only for Tangier */
|
|
|
|
#define IPCMSG_WARM_RESET 0xF0
|
|
#define IPCMSG_COLD_RESET 0xF1
|
|
#define IPCMSG_SOFT_RESET 0xF2
|
|
#define IPCMSG_COLD_BOOT 0xF3
|
|
|
|
#define IPCMSG_VRTC 0xFA /* Set vRTC device */
|
|
/* Command id associated with message IPCMSG_VRTC */
|
|
#define IPC_CMD_VRTC_SETTIME 1 /* Set time */
|
|
#define IPC_CMD_VRTC_SETALARM 2 /* Set alarm */
|
|
|
|
/* Read single register */
|
|
int intel_scu_ipc_ioread8(u16 addr, u8 *data);
|
|
|
|
/* Read two sequential registers */
|
|
int intel_scu_ipc_ioread16(u16 addr, u16 *data);
|
|
|
|
/* Read four sequential registers */
|
|
int intel_scu_ipc_ioread32(u16 addr, u32 *data);
|
|
|
|
/* Read a vector */
|
|
int intel_scu_ipc_readv(u16 *addr, u8 *data, int len);
|
|
|
|
/* Write single register */
|
|
int intel_scu_ipc_iowrite8(u16 addr, u8 data);
|
|
|
|
/* Write two sequential registers */
|
|
int intel_scu_ipc_iowrite16(u16 addr, u16 data);
|
|
|
|
/* Write four sequential registers */
|
|
int intel_scu_ipc_iowrite32(u16 addr, u32 data);
|
|
|
|
/* Write a vector */
|
|
int intel_scu_ipc_writev(u16 *addr, u8 *data, int len);
|
|
|
|
/* Update single register based on the mask */
|
|
int intel_scu_ipc_update_register(u16 addr, u8 data, u8 mask);
|
|
|
|
/* Issue commands to the SCU with or without data */
|
|
int intel_scu_ipc_simple_command(int cmd, int sub);
|
|
int intel_scu_ipc_command(int cmd, int sub, u32 *in, int inlen,
|
|
u32 *out, int outlen);
|
|
int intel_scu_ipc_raw_command(int cmd, int sub, u8 *in, int inlen,
|
|
u32 *out, int outlen, u32 dptr, u32 sptr);
|
|
|
|
/* I2C control api */
|
|
int intel_scu_ipc_i2c_cntrl(u32 addr, u32 *data);
|
|
|
|
/* Update FW version */
|
|
int intel_scu_ipc_fw_update(u8 *buffer, u32 length);
|
|
|
|
extern struct blocking_notifier_head intel_scu_notifier;
|
|
|
|
static inline void intel_scu_notifier_add(struct notifier_block *nb)
|
|
{
|
|
blocking_notifier_chain_register(&intel_scu_notifier, nb);
|
|
}
|
|
|
|
static inline void intel_scu_notifier_remove(struct notifier_block *nb)
|
|
{
|
|
blocking_notifier_chain_unregister(&intel_scu_notifier, nb);
|
|
}
|
|
|
|
static inline int intel_scu_notifier_post(unsigned long v, void *p)
|
|
{
|
|
return blocking_notifier_call_chain(&intel_scu_notifier, v, p);
|
|
}
|
|
|
|
#define SCU_AVAILABLE 1
|
|
#define SCU_DOWN 2
|
|
|
|
#endif
|