mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-11-01 17:08:10 +00:00
bdbdac7649
This UAPI is needed for BroadR-Reach 100BASE-T1 devices. Due to lack of
auto-negotiation support, we needed to be able to configure the
MASTER-SLAVE role of the port manually or from an application in user
space.
The same UAPI can be used for 1000BASE-T or MultiGBASE-T devices to
force MASTER or SLAVE role. See IEEE 802.3-2018:
22.2.4.3.7 MASTER-SLAVE control register (Register 9)
22.2.4.3.8 MASTER-SLAVE status register (Register 10)
40.5.2 MASTER-SLAVE configuration resolution
45.2.1.185.1 MASTER-SLAVE config value (1.2100.14)
45.2.7.10 MultiGBASE-T AN control 1 register (Register 7.32)
The MASTER-SLAVE role affects the clock configuration:
-------------------------------------------------------------------------------
When the PHY is configured as MASTER, the PMA Transmit function shall
source TX_TCLK from a local clock source. When configured as SLAVE, the
PMA Transmit function shall source TX_TCLK from the clock recovered from
data stream provided by MASTER.
iMX6Q KSZ9031 XXX
------\ /-----------\ /------------\
| | | | |
MAC |<----RGMII----->| PHY Slave |<------>| PHY Master |
|<--- 125 MHz ---+-<------/ | | \ |
------/ \-----------/ \------------/
^
\-TX_TCLK
-------------------------------------------------------------------------------
Since some clock or link related issues are only reproducible in a
specific MASTER-SLAVE-role, MAC and PHY configuration, it is beneficial
to provide generic (not 100BASE-T1 specific) interface to the user space
for configuration flexibility and trouble shooting.
Signed-off-by: Oleksij Rempel <o.rempel@pengutronix.de>
Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Signed-off-by: David S. Miller <davem@davemloft.net>
185 lines
9.3 KiB
C
185 lines
9.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
|
|
/*
|
|
* linux/mii.h: definitions for MII-compatible transceivers
|
|
* Originally drivers/net/sunhme.h.
|
|
*
|
|
* Copyright (C) 1996, 1999, 2001 David S. Miller (davem@redhat.com)
|
|
*/
|
|
|
|
#ifndef _UAPI__LINUX_MII_H__
|
|
#define _UAPI__LINUX_MII_H__
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/ethtool.h>
|
|
|
|
/* Generic MII registers. */
|
|
#define MII_BMCR 0x00 /* Basic mode control register */
|
|
#define MII_BMSR 0x01 /* Basic mode status register */
|
|
#define MII_PHYSID1 0x02 /* PHYS ID 1 */
|
|
#define MII_PHYSID2 0x03 /* PHYS ID 2 */
|
|
#define MII_ADVERTISE 0x04 /* Advertisement control reg */
|
|
#define MII_LPA 0x05 /* Link partner ability reg */
|
|
#define MII_EXPANSION 0x06 /* Expansion register */
|
|
#define MII_CTRL1000 0x09 /* 1000BASE-T control */
|
|
#define MII_STAT1000 0x0a /* 1000BASE-T status */
|
|
#define MII_MMD_CTRL 0x0d /* MMD Access Control Register */
|
|
#define MII_MMD_DATA 0x0e /* MMD Access Data Register */
|
|
#define MII_ESTATUS 0x0f /* Extended Status */
|
|
#define MII_DCOUNTER 0x12 /* Disconnect counter */
|
|
#define MII_FCSCOUNTER 0x13 /* False carrier counter */
|
|
#define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */
|
|
#define MII_RERRCOUNTER 0x15 /* Receive error counter */
|
|
#define MII_SREVISION 0x16 /* Silicon revision */
|
|
#define MII_RESV1 0x17 /* Reserved... */
|
|
#define MII_LBRERROR 0x18 /* Lpback, rx, bypass error */
|
|
#define MII_PHYADDR 0x19 /* PHY address */
|
|
#define MII_RESV2 0x1a /* Reserved... */
|
|
#define MII_TPISTATUS 0x1b /* TPI status for 10mbps */
|
|
#define MII_NCONFIG 0x1c /* Network interface config */
|
|
|
|
/* Basic mode control register. */
|
|
#define BMCR_RESV 0x003f /* Unused... */
|
|
#define BMCR_SPEED1000 0x0040 /* MSB of Speed (1000) */
|
|
#define BMCR_CTST 0x0080 /* Collision test */
|
|
#define BMCR_FULLDPLX 0x0100 /* Full duplex */
|
|
#define BMCR_ANRESTART 0x0200 /* Auto negotiation restart */
|
|
#define BMCR_ISOLATE 0x0400 /* Isolate data paths from MII */
|
|
#define BMCR_PDOWN 0x0800 /* Enable low power state */
|
|
#define BMCR_ANENABLE 0x1000 /* Enable auto negotiation */
|
|
#define BMCR_SPEED100 0x2000 /* Select 100Mbps */
|
|
#define BMCR_LOOPBACK 0x4000 /* TXD loopback bits */
|
|
#define BMCR_RESET 0x8000 /* Reset to default state */
|
|
#define BMCR_SPEED10 0x0000 /* Select 10Mbps */
|
|
|
|
/* Basic mode status register. */
|
|
#define BMSR_ERCAP 0x0001 /* Ext-reg capability */
|
|
#define BMSR_JCD 0x0002 /* Jabber detected */
|
|
#define BMSR_LSTATUS 0x0004 /* Link status */
|
|
#define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */
|
|
#define BMSR_RFAULT 0x0010 /* Remote fault detected */
|
|
#define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */
|
|
#define BMSR_RESV 0x00c0 /* Unused... */
|
|
#define BMSR_ESTATEN 0x0100 /* Extended Status in R15 */
|
|
#define BMSR_100HALF2 0x0200 /* Can do 100BASE-T2 HDX */
|
|
#define BMSR_100FULL2 0x0400 /* Can do 100BASE-T2 FDX */
|
|
#define BMSR_10HALF 0x0800 /* Can do 10mbps, half-duplex */
|
|
#define BMSR_10FULL 0x1000 /* Can do 10mbps, full-duplex */
|
|
#define BMSR_100HALF 0x2000 /* Can do 100mbps, half-duplex */
|
|
#define BMSR_100FULL 0x4000 /* Can do 100mbps, full-duplex */
|
|
#define BMSR_100BASE4 0x8000 /* Can do 100mbps, 4k packets */
|
|
|
|
/* Advertisement control register. */
|
|
#define ADVERTISE_SLCT 0x001f /* Selector bits */
|
|
#define ADVERTISE_CSMA 0x0001 /* Only selector supported */
|
|
#define ADVERTISE_10HALF 0x0020 /* Try for 10mbps half-duplex */
|
|
#define ADVERTISE_1000XFULL 0x0020 /* Try for 1000BASE-X full-duplex */
|
|
#define ADVERTISE_10FULL 0x0040 /* Try for 10mbps full-duplex */
|
|
#define ADVERTISE_1000XHALF 0x0040 /* Try for 1000BASE-X half-duplex */
|
|
#define ADVERTISE_100HALF 0x0080 /* Try for 100mbps half-duplex */
|
|
#define ADVERTISE_1000XPAUSE 0x0080 /* Try for 1000BASE-X pause */
|
|
#define ADVERTISE_100FULL 0x0100 /* Try for 100mbps full-duplex */
|
|
#define ADVERTISE_1000XPSE_ASYM 0x0100 /* Try for 1000BASE-X asym pause */
|
|
#define ADVERTISE_100BASE4 0x0200 /* Try for 100mbps 4k packets */
|
|
#define ADVERTISE_PAUSE_CAP 0x0400 /* Try for pause */
|
|
#define ADVERTISE_PAUSE_ASYM 0x0800 /* Try for asymetric pause */
|
|
#define ADVERTISE_RESV 0x1000 /* Unused... */
|
|
#define ADVERTISE_RFAULT 0x2000 /* Say we can detect faults */
|
|
#define ADVERTISE_LPACK 0x4000 /* Ack link partners response */
|
|
#define ADVERTISE_NPAGE 0x8000 /* Next page bit */
|
|
|
|
#define ADVERTISE_FULL (ADVERTISE_100FULL | ADVERTISE_10FULL | \
|
|
ADVERTISE_CSMA)
|
|
#define ADVERTISE_ALL (ADVERTISE_10HALF | ADVERTISE_10FULL | \
|
|
ADVERTISE_100HALF | ADVERTISE_100FULL)
|
|
|
|
/* Link partner ability register. */
|
|
#define LPA_SLCT 0x001f /* Same as advertise selector */
|
|
#define LPA_10HALF 0x0020 /* Can do 10mbps half-duplex */
|
|
#define LPA_1000XFULL 0x0020 /* Can do 1000BASE-X full-duplex */
|
|
#define LPA_10FULL 0x0040 /* Can do 10mbps full-duplex */
|
|
#define LPA_1000XHALF 0x0040 /* Can do 1000BASE-X half-duplex */
|
|
#define LPA_100HALF 0x0080 /* Can do 100mbps half-duplex */
|
|
#define LPA_1000XPAUSE 0x0080 /* Can do 1000BASE-X pause */
|
|
#define LPA_100FULL 0x0100 /* Can do 100mbps full-duplex */
|
|
#define LPA_1000XPAUSE_ASYM 0x0100 /* Can do 1000BASE-X pause asym*/
|
|
#define LPA_100BASE4 0x0200 /* Can do 100mbps 4k packets */
|
|
#define LPA_PAUSE_CAP 0x0400 /* Can pause */
|
|
#define LPA_PAUSE_ASYM 0x0800 /* Can pause asymetrically */
|
|
#define LPA_RESV 0x1000 /* Unused... */
|
|
#define LPA_RFAULT 0x2000 /* Link partner faulted */
|
|
#define LPA_LPACK 0x4000 /* Link partner acked us */
|
|
#define LPA_NPAGE 0x8000 /* Next page bit */
|
|
|
|
#define LPA_DUPLEX (LPA_10FULL | LPA_100FULL)
|
|
#define LPA_100 (LPA_100FULL | LPA_100HALF | LPA_100BASE4)
|
|
|
|
/* Expansion register for auto-negotiation. */
|
|
#define EXPANSION_NWAY 0x0001 /* Can do N-way auto-nego */
|
|
#define EXPANSION_LCWP 0x0002 /* Got new RX page code word */
|
|
#define EXPANSION_ENABLENPAGE 0x0004 /* This enables npage words */
|
|
#define EXPANSION_NPCAPABLE 0x0008 /* Link partner supports npage */
|
|
#define EXPANSION_MFAULTS 0x0010 /* Multiple faults detected */
|
|
#define EXPANSION_RESV 0xffe0 /* Unused... */
|
|
|
|
#define ESTATUS_1000_XFULL 0x8000 /* Can do 1000BaseX Full */
|
|
#define ESTATUS_1000_XHALF 0x4000 /* Can do 1000BaseX Half */
|
|
#define ESTATUS_1000_TFULL 0x2000 /* Can do 1000BT Full */
|
|
#define ESTATUS_1000_THALF 0x1000 /* Can do 1000BT Half */
|
|
|
|
/* N-way test register. */
|
|
#define NWAYTEST_RESV1 0x00ff /* Unused... */
|
|
#define NWAYTEST_LOOPBACK 0x0100 /* Enable loopback for N-way */
|
|
#define NWAYTEST_RESV2 0xfe00 /* Unused... */
|
|
|
|
/* MAC and PHY tx_config_Reg[15:0] for SGMII in-band auto-negotiation.*/
|
|
#define ADVERTISE_SGMII 0x0001 /* MAC can do SGMII */
|
|
#define LPA_SGMII 0x0001 /* PHY can do SGMII */
|
|
#define LPA_SGMII_SPD_MASK 0x0c00 /* SGMII speed mask */
|
|
#define LPA_SGMII_FULL_DUPLEX 0x1000 /* SGMII full duplex */
|
|
#define LPA_SGMII_DPX_SPD_MASK 0x1C00 /* SGMII duplex and speed bits */
|
|
#define LPA_SGMII_10 0x0000 /* 10Mbps */
|
|
#define LPA_SGMII_10HALF 0x0000 /* Can do 10mbps half-duplex */
|
|
#define LPA_SGMII_10FULL 0x1000 /* Can do 10mbps full-duplex */
|
|
#define LPA_SGMII_100 0x0400 /* 100Mbps */
|
|
#define LPA_SGMII_100HALF 0x0400 /* Can do 100mbps half-duplex */
|
|
#define LPA_SGMII_100FULL 0x1400 /* Can do 100mbps full-duplex */
|
|
#define LPA_SGMII_1000 0x0800 /* 1000Mbps */
|
|
#define LPA_SGMII_1000HALF 0x0800 /* Can do 1000mbps half-duplex */
|
|
#define LPA_SGMII_1000FULL 0x1800 /* Can do 1000mbps full-duplex */
|
|
#define LPA_SGMII_LINK 0x8000 /* PHY link with copper-side partner */
|
|
|
|
/* 1000BASE-T Control register */
|
|
#define ADVERTISE_1000FULL 0x0200 /* Advertise 1000BASE-T full duplex */
|
|
#define ADVERTISE_1000HALF 0x0100 /* Advertise 1000BASE-T half duplex */
|
|
#define CTL1000_PREFER_MASTER 0x0400 /* prefer to operate as master */
|
|
#define CTL1000_AS_MASTER 0x0800
|
|
#define CTL1000_ENABLE_MASTER 0x1000
|
|
|
|
/* 1000BASE-T Status register */
|
|
#define LPA_1000MSFAIL 0x8000 /* Master/Slave resolution failure */
|
|
#define LPA_1000MSRES 0x4000 /* Master/Slave resolution status */
|
|
#define LPA_1000LOCALRXOK 0x2000 /* Link partner local receiver status */
|
|
#define LPA_1000REMRXOK 0x1000 /* Link partner remote receiver status */
|
|
#define LPA_1000FULL 0x0800 /* Link partner 1000BASE-T full duplex */
|
|
#define LPA_1000HALF 0x0400 /* Link partner 1000BASE-T half duplex */
|
|
|
|
/* Flow control flags */
|
|
#define FLOW_CTRL_TX 0x01
|
|
#define FLOW_CTRL_RX 0x02
|
|
|
|
/* MMD Access Control register fields */
|
|
#define MII_MMD_CTRL_DEVAD_MASK 0x1f /* Mask MMD DEVAD*/
|
|
#define MII_MMD_CTRL_ADDR 0x0000 /* Address */
|
|
#define MII_MMD_CTRL_NOINCR 0x4000 /* no post increment */
|
|
#define MII_MMD_CTRL_INCR_RDWT 0x8000 /* post increment on reads & writes */
|
|
#define MII_MMD_CTRL_INCR_ON_WT 0xC000 /* post increment on writes only */
|
|
|
|
/* This structure is used in all SIOCxMIIxxx ioctl calls */
|
|
struct mii_ioctl_data {
|
|
__u16 phy_id;
|
|
__u16 reg_num;
|
|
__u16 val_in;
|
|
__u16 val_out;
|
|
};
|
|
|
|
#endif /* _UAPI__LINUX_MII_H__ */
|