mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-27 11:19:37 +00:00
![Andres Rodriguez](/assets/img/avatar_default.png)
Reviewed-by: Christian König <christian.koenig@amd.com> Signed-off-by: Andres Rodriguez <andresx7@gmail.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
991 lines
24 KiB
C
991 lines
24 KiB
C
/*
|
|
* Copyright 2009 Jerome Glisse.
|
|
* All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the
|
|
* "Software"), to deal in the Software without restriction, including
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
|
* distribute, sub license, and/or sell copies of the Software, and to
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
|
* the following conditions:
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
|
|
* DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
|
|
* OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
|
|
* USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* The above copyright notice and this permission notice (including the
|
|
* next paragraph) shall be included in all copies or substantial portions
|
|
* of the Software.
|
|
*
|
|
*/
|
|
/*
|
|
* Authors:
|
|
* Jerome Glisse <glisse@freedesktop.org>
|
|
* Thomas Hellstrom <thomas-at-tungstengraphics-dot-com>
|
|
* Dave Airlie
|
|
*/
|
|
#include <linux/list.h>
|
|
#include <linux/slab.h>
|
|
#include <drm/drmP.h>
|
|
#include <drm/amdgpu_drm.h>
|
|
#include <drm/drm_cache.h>
|
|
#include "amdgpu.h"
|
|
#include "amdgpu_trace.h"
|
|
|
|
static void amdgpu_ttm_bo_destroy(struct ttm_buffer_object *tbo)
|
|
{
|
|
struct amdgpu_device *adev = amdgpu_ttm_adev(tbo->bdev);
|
|
struct amdgpu_bo *bo = ttm_to_amdgpu_bo(tbo);
|
|
|
|
amdgpu_bo_kunmap(bo);
|
|
|
|
drm_gem_object_release(&bo->gem_base);
|
|
amdgpu_bo_unref(&bo->parent);
|
|
if (!list_empty(&bo->shadow_list)) {
|
|
mutex_lock(&adev->shadow_list_lock);
|
|
list_del_init(&bo->shadow_list);
|
|
mutex_unlock(&adev->shadow_list_lock);
|
|
}
|
|
kfree(bo->metadata);
|
|
kfree(bo);
|
|
}
|
|
|
|
bool amdgpu_ttm_bo_is_amdgpu_bo(struct ttm_buffer_object *bo)
|
|
{
|
|
if (bo->destroy == &amdgpu_ttm_bo_destroy)
|
|
return true;
|
|
return false;
|
|
}
|
|
|
|
void amdgpu_ttm_placement_from_domain(struct amdgpu_bo *abo, u32 domain)
|
|
{
|
|
struct amdgpu_device *adev = amdgpu_ttm_adev(abo->tbo.bdev);
|
|
struct ttm_placement *placement = &abo->placement;
|
|
struct ttm_place *places = abo->placements;
|
|
u64 flags = abo->flags;
|
|
u32 c = 0;
|
|
|
|
if (domain & AMDGPU_GEM_DOMAIN_VRAM) {
|
|
unsigned visible_pfn = adev->mc.visible_vram_size >> PAGE_SHIFT;
|
|
|
|
places[c].fpfn = 0;
|
|
places[c].lpfn = 0;
|
|
places[c].flags = TTM_PL_FLAG_WC | TTM_PL_FLAG_UNCACHED |
|
|
TTM_PL_FLAG_VRAM;
|
|
|
|
if (flags & AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED)
|
|
places[c].lpfn = visible_pfn;
|
|
else
|
|
places[c].flags |= TTM_PL_FLAG_TOPDOWN;
|
|
|
|
if (flags & AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS)
|
|
places[c].flags |= TTM_PL_FLAG_CONTIGUOUS;
|
|
c++;
|
|
}
|
|
|
|
if (domain & AMDGPU_GEM_DOMAIN_GTT) {
|
|
places[c].fpfn = 0;
|
|
if (flags & AMDGPU_GEM_CREATE_SHADOW)
|
|
places[c].lpfn = adev->mc.gart_size >> PAGE_SHIFT;
|
|
else
|
|
places[c].lpfn = 0;
|
|
places[c].flags = TTM_PL_FLAG_TT;
|
|
if (flags & AMDGPU_GEM_CREATE_CPU_GTT_USWC)
|
|
places[c].flags |= TTM_PL_FLAG_WC |
|
|
TTM_PL_FLAG_UNCACHED;
|
|
else
|
|
places[c].flags |= TTM_PL_FLAG_CACHED;
|
|
c++;
|
|
}
|
|
|
|
if (domain & AMDGPU_GEM_DOMAIN_CPU) {
|
|
places[c].fpfn = 0;
|
|
places[c].lpfn = 0;
|
|
places[c].flags = TTM_PL_FLAG_SYSTEM;
|
|
if (flags & AMDGPU_GEM_CREATE_CPU_GTT_USWC)
|
|
places[c].flags |= TTM_PL_FLAG_WC |
|
|
TTM_PL_FLAG_UNCACHED;
|
|
else
|
|
places[c].flags |= TTM_PL_FLAG_CACHED;
|
|
c++;
|
|
}
|
|
|
|
if (domain & AMDGPU_GEM_DOMAIN_GDS) {
|
|
places[c].fpfn = 0;
|
|
places[c].lpfn = 0;
|
|
places[c].flags = TTM_PL_FLAG_UNCACHED | AMDGPU_PL_FLAG_GDS;
|
|
c++;
|
|
}
|
|
|
|
if (domain & AMDGPU_GEM_DOMAIN_GWS) {
|
|
places[c].fpfn = 0;
|
|
places[c].lpfn = 0;
|
|
places[c].flags = TTM_PL_FLAG_UNCACHED | AMDGPU_PL_FLAG_GWS;
|
|
c++;
|
|
}
|
|
|
|
if (domain & AMDGPU_GEM_DOMAIN_OA) {
|
|
places[c].fpfn = 0;
|
|
places[c].lpfn = 0;
|
|
places[c].flags = TTM_PL_FLAG_UNCACHED | AMDGPU_PL_FLAG_OA;
|
|
c++;
|
|
}
|
|
|
|
if (!c) {
|
|
places[c].fpfn = 0;
|
|
places[c].lpfn = 0;
|
|
places[c].flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_SYSTEM;
|
|
c++;
|
|
}
|
|
|
|
placement->num_placement = c;
|
|
placement->placement = places;
|
|
|
|
placement->num_busy_placement = c;
|
|
placement->busy_placement = places;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_bo_create_reserved - create reserved BO for kernel use
|
|
*
|
|
* @adev: amdgpu device object
|
|
* @size: size for the new BO
|
|
* @align: alignment for the new BO
|
|
* @domain: where to place it
|
|
* @bo_ptr: resulting BO
|
|
* @gpu_addr: GPU addr of the pinned BO
|
|
* @cpu_addr: optional CPU address mapping
|
|
*
|
|
* Allocates and pins a BO for kernel internal use, and returns it still
|
|
* reserved.
|
|
*
|
|
* Returns 0 on success, negative error code otherwise.
|
|
*/
|
|
int amdgpu_bo_create_reserved(struct amdgpu_device *adev,
|
|
unsigned long size, int align,
|
|
u32 domain, struct amdgpu_bo **bo_ptr,
|
|
u64 *gpu_addr, void **cpu_addr)
|
|
{
|
|
bool free = false;
|
|
int r;
|
|
|
|
if (!*bo_ptr) {
|
|
r = amdgpu_bo_create(adev, size, align, true, domain,
|
|
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED |
|
|
AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS,
|
|
NULL, NULL, 0, bo_ptr);
|
|
if (r) {
|
|
dev_err(adev->dev, "(%d) failed to allocate kernel bo\n",
|
|
r);
|
|
return r;
|
|
}
|
|
free = true;
|
|
}
|
|
|
|
r = amdgpu_bo_reserve(*bo_ptr, false);
|
|
if (r) {
|
|
dev_err(adev->dev, "(%d) failed to reserve kernel bo\n", r);
|
|
goto error_free;
|
|
}
|
|
|
|
r = amdgpu_bo_pin(*bo_ptr, domain, gpu_addr);
|
|
if (r) {
|
|
dev_err(adev->dev, "(%d) kernel bo pin failed\n", r);
|
|
goto error_unreserve;
|
|
}
|
|
|
|
if (cpu_addr) {
|
|
r = amdgpu_bo_kmap(*bo_ptr, cpu_addr);
|
|
if (r) {
|
|
dev_err(adev->dev, "(%d) kernel bo map failed\n", r);
|
|
goto error_unreserve;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
|
|
error_unreserve:
|
|
amdgpu_bo_unreserve(*bo_ptr);
|
|
|
|
error_free:
|
|
if (free)
|
|
amdgpu_bo_unref(bo_ptr);
|
|
|
|
return r;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_bo_create_kernel - create BO for kernel use
|
|
*
|
|
* @adev: amdgpu device object
|
|
* @size: size for the new BO
|
|
* @align: alignment for the new BO
|
|
* @domain: where to place it
|
|
* @bo_ptr: resulting BO
|
|
* @gpu_addr: GPU addr of the pinned BO
|
|
* @cpu_addr: optional CPU address mapping
|
|
*
|
|
* Allocates and pins a BO for kernel internal use.
|
|
*
|
|
* Returns 0 on success, negative error code otherwise.
|
|
*/
|
|
int amdgpu_bo_create_kernel(struct amdgpu_device *adev,
|
|
unsigned long size, int align,
|
|
u32 domain, struct amdgpu_bo **bo_ptr,
|
|
u64 *gpu_addr, void **cpu_addr)
|
|
{
|
|
int r;
|
|
|
|
r = amdgpu_bo_create_reserved(adev, size, align, domain, bo_ptr,
|
|
gpu_addr, cpu_addr);
|
|
|
|
if (r)
|
|
return r;
|
|
|
|
amdgpu_bo_unreserve(*bo_ptr);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_bo_free_kernel - free BO for kernel use
|
|
*
|
|
* @bo: amdgpu BO to free
|
|
*
|
|
* unmaps and unpin a BO for kernel internal use.
|
|
*/
|
|
void amdgpu_bo_free_kernel(struct amdgpu_bo **bo, u64 *gpu_addr,
|
|
void **cpu_addr)
|
|
{
|
|
if (*bo == NULL)
|
|
return;
|
|
|
|
if (likely(amdgpu_bo_reserve(*bo, true) == 0)) {
|
|
if (cpu_addr)
|
|
amdgpu_bo_kunmap(*bo);
|
|
|
|
amdgpu_bo_unpin(*bo);
|
|
amdgpu_bo_unreserve(*bo);
|
|
}
|
|
amdgpu_bo_unref(bo);
|
|
|
|
if (gpu_addr)
|
|
*gpu_addr = 0;
|
|
|
|
if (cpu_addr)
|
|
*cpu_addr = NULL;
|
|
}
|
|
|
|
static int amdgpu_bo_do_create(struct amdgpu_device *adev,
|
|
unsigned long size, int byte_align,
|
|
bool kernel, u32 domain, u64 flags,
|
|
struct sg_table *sg,
|
|
struct reservation_object *resv,
|
|
uint64_t init_value,
|
|
struct amdgpu_bo **bo_ptr)
|
|
{
|
|
struct amdgpu_bo *bo;
|
|
enum ttm_bo_type type;
|
|
unsigned long page_align;
|
|
u64 initial_bytes_moved, bytes_moved;
|
|
size_t acc_size;
|
|
int r;
|
|
|
|
page_align = roundup(byte_align, PAGE_SIZE) >> PAGE_SHIFT;
|
|
size = ALIGN(size, PAGE_SIZE);
|
|
|
|
if (kernel) {
|
|
type = ttm_bo_type_kernel;
|
|
} else if (sg) {
|
|
type = ttm_bo_type_sg;
|
|
} else {
|
|
type = ttm_bo_type_device;
|
|
}
|
|
*bo_ptr = NULL;
|
|
|
|
acc_size = ttm_bo_dma_acc_size(&adev->mman.bdev, size,
|
|
sizeof(struct amdgpu_bo));
|
|
|
|
bo = kzalloc(sizeof(struct amdgpu_bo), GFP_KERNEL);
|
|
if (bo == NULL)
|
|
return -ENOMEM;
|
|
r = drm_gem_object_init(adev->ddev, &bo->gem_base, size);
|
|
if (unlikely(r)) {
|
|
kfree(bo);
|
|
return r;
|
|
}
|
|
INIT_LIST_HEAD(&bo->shadow_list);
|
|
INIT_LIST_HEAD(&bo->va);
|
|
bo->preferred_domains = domain & (AMDGPU_GEM_DOMAIN_VRAM |
|
|
AMDGPU_GEM_DOMAIN_GTT |
|
|
AMDGPU_GEM_DOMAIN_CPU |
|
|
AMDGPU_GEM_DOMAIN_GDS |
|
|
AMDGPU_GEM_DOMAIN_GWS |
|
|
AMDGPU_GEM_DOMAIN_OA);
|
|
bo->allowed_domains = bo->preferred_domains;
|
|
if (!kernel && bo->allowed_domains == AMDGPU_GEM_DOMAIN_VRAM)
|
|
bo->allowed_domains |= AMDGPU_GEM_DOMAIN_GTT;
|
|
|
|
bo->flags = flags;
|
|
|
|
#ifdef CONFIG_X86_32
|
|
/* XXX: Write-combined CPU mappings of GTT seem broken on 32-bit
|
|
* See https://bugs.freedesktop.org/show_bug.cgi?id=84627
|
|
*/
|
|
bo->flags &= ~AMDGPU_GEM_CREATE_CPU_GTT_USWC;
|
|
#elif defined(CONFIG_X86) && !defined(CONFIG_X86_PAT)
|
|
/* Don't try to enable write-combining when it can't work, or things
|
|
* may be slow
|
|
* See https://bugs.freedesktop.org/show_bug.cgi?id=88758
|
|
*/
|
|
|
|
#ifndef CONFIG_COMPILE_TEST
|
|
#warning Please enable CONFIG_MTRR and CONFIG_X86_PAT for better performance \
|
|
thanks to write-combining
|
|
#endif
|
|
|
|
if (bo->flags & AMDGPU_GEM_CREATE_CPU_GTT_USWC)
|
|
DRM_INFO_ONCE("Please enable CONFIG_MTRR and CONFIG_X86_PAT for "
|
|
"better performance thanks to write-combining\n");
|
|
bo->flags &= ~AMDGPU_GEM_CREATE_CPU_GTT_USWC;
|
|
#else
|
|
/* For architectures that don't support WC memory,
|
|
* mask out the WC flag from the BO
|
|
*/
|
|
if (!drm_arch_can_wc_memory())
|
|
bo->flags &= ~AMDGPU_GEM_CREATE_CPU_GTT_USWC;
|
|
#endif
|
|
|
|
bo->tbo.bdev = &adev->mman.bdev;
|
|
amdgpu_ttm_placement_from_domain(bo, domain);
|
|
|
|
initial_bytes_moved = atomic64_read(&adev->num_bytes_moved);
|
|
/* Kernel allocation are uninterruptible */
|
|
r = ttm_bo_init_reserved(&adev->mman.bdev, &bo->tbo, size, type,
|
|
&bo->placement, page_align, !kernel, NULL,
|
|
acc_size, sg, resv, &amdgpu_ttm_bo_destroy);
|
|
bytes_moved = atomic64_read(&adev->num_bytes_moved) -
|
|
initial_bytes_moved;
|
|
if (adev->mc.visible_vram_size < adev->mc.real_vram_size &&
|
|
bo->tbo.mem.mem_type == TTM_PL_VRAM &&
|
|
bo->tbo.mem.start < adev->mc.visible_vram_size >> PAGE_SHIFT)
|
|
amdgpu_cs_report_moved_bytes(adev, bytes_moved, bytes_moved);
|
|
else
|
|
amdgpu_cs_report_moved_bytes(adev, bytes_moved, 0);
|
|
|
|
if (unlikely(r != 0))
|
|
return r;
|
|
|
|
if (kernel)
|
|
bo->tbo.priority = 1;
|
|
|
|
if (flags & AMDGPU_GEM_CREATE_VRAM_CLEARED &&
|
|
bo->tbo.mem.placement & TTM_PL_FLAG_VRAM) {
|
|
struct dma_fence *fence;
|
|
|
|
r = amdgpu_fill_buffer(bo, init_value, bo->tbo.resv, &fence);
|
|
if (unlikely(r))
|
|
goto fail_unreserve;
|
|
|
|
amdgpu_bo_fence(bo, fence, false);
|
|
dma_fence_put(bo->tbo.moving);
|
|
bo->tbo.moving = dma_fence_get(fence);
|
|
dma_fence_put(fence);
|
|
}
|
|
if (!resv)
|
|
amdgpu_bo_unreserve(bo);
|
|
*bo_ptr = bo;
|
|
|
|
trace_amdgpu_bo_create(bo);
|
|
|
|
/* Treat CPU_ACCESS_REQUIRED only as a hint if given by UMD */
|
|
if (type == ttm_bo_type_device)
|
|
bo->flags &= ~AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED;
|
|
|
|
return 0;
|
|
|
|
fail_unreserve:
|
|
if (!resv)
|
|
ww_mutex_unlock(&bo->tbo.resv->lock);
|
|
amdgpu_bo_unref(&bo);
|
|
return r;
|
|
}
|
|
|
|
static int amdgpu_bo_create_shadow(struct amdgpu_device *adev,
|
|
unsigned long size, int byte_align,
|
|
struct amdgpu_bo *bo)
|
|
{
|
|
int r;
|
|
|
|
if (bo->shadow)
|
|
return 0;
|
|
|
|
r = amdgpu_bo_do_create(adev, size, byte_align, true,
|
|
AMDGPU_GEM_DOMAIN_GTT,
|
|
AMDGPU_GEM_CREATE_CPU_GTT_USWC |
|
|
AMDGPU_GEM_CREATE_SHADOW,
|
|
NULL, bo->tbo.resv, 0,
|
|
&bo->shadow);
|
|
if (!r) {
|
|
bo->shadow->parent = amdgpu_bo_ref(bo);
|
|
mutex_lock(&adev->shadow_list_lock);
|
|
list_add_tail(&bo->shadow_list, &adev->shadow_list);
|
|
mutex_unlock(&adev->shadow_list_lock);
|
|
}
|
|
|
|
return r;
|
|
}
|
|
|
|
/* init_value will only take effect when flags contains
|
|
* AMDGPU_GEM_CREATE_VRAM_CLEARED.
|
|
*/
|
|
int amdgpu_bo_create(struct amdgpu_device *adev,
|
|
unsigned long size, int byte_align,
|
|
bool kernel, u32 domain, u64 flags,
|
|
struct sg_table *sg,
|
|
struct reservation_object *resv,
|
|
uint64_t init_value,
|
|
struct amdgpu_bo **bo_ptr)
|
|
{
|
|
uint64_t parent_flags = flags & ~AMDGPU_GEM_CREATE_SHADOW;
|
|
int r;
|
|
|
|
r = amdgpu_bo_do_create(adev, size, byte_align, kernel, domain,
|
|
parent_flags, sg, resv, init_value, bo_ptr);
|
|
if (r)
|
|
return r;
|
|
|
|
if ((flags & AMDGPU_GEM_CREATE_SHADOW) && amdgpu_need_backup(adev)) {
|
|
if (!resv)
|
|
WARN_ON(reservation_object_lock((*bo_ptr)->tbo.resv,
|
|
NULL));
|
|
|
|
r = amdgpu_bo_create_shadow(adev, size, byte_align, (*bo_ptr));
|
|
|
|
if (!resv)
|
|
reservation_object_unlock((*bo_ptr)->tbo.resv);
|
|
|
|
if (r)
|
|
amdgpu_bo_unref(bo_ptr);
|
|
}
|
|
|
|
return r;
|
|
}
|
|
|
|
int amdgpu_bo_backup_to_shadow(struct amdgpu_device *adev,
|
|
struct amdgpu_ring *ring,
|
|
struct amdgpu_bo *bo,
|
|
struct reservation_object *resv,
|
|
struct dma_fence **fence,
|
|
bool direct)
|
|
|
|
{
|
|
struct amdgpu_bo *shadow = bo->shadow;
|
|
uint64_t bo_addr, shadow_addr;
|
|
int r;
|
|
|
|
if (!shadow)
|
|
return -EINVAL;
|
|
|
|
bo_addr = amdgpu_bo_gpu_offset(bo);
|
|
shadow_addr = amdgpu_bo_gpu_offset(bo->shadow);
|
|
|
|
r = reservation_object_reserve_shared(bo->tbo.resv);
|
|
if (r)
|
|
goto err;
|
|
|
|
r = amdgpu_copy_buffer(ring, bo_addr, shadow_addr,
|
|
amdgpu_bo_size(bo), resv, fence,
|
|
direct, false);
|
|
if (!r)
|
|
amdgpu_bo_fence(bo, *fence, true);
|
|
|
|
err:
|
|
return r;
|
|
}
|
|
|
|
int amdgpu_bo_validate(struct amdgpu_bo *bo)
|
|
{
|
|
uint32_t domain;
|
|
int r;
|
|
|
|
if (bo->pin_count)
|
|
return 0;
|
|
|
|
domain = bo->preferred_domains;
|
|
|
|
retry:
|
|
amdgpu_ttm_placement_from_domain(bo, domain);
|
|
r = ttm_bo_validate(&bo->tbo, &bo->placement, false, false);
|
|
if (unlikely(r == -ENOMEM) && domain != bo->allowed_domains) {
|
|
domain = bo->allowed_domains;
|
|
goto retry;
|
|
}
|
|
|
|
return r;
|
|
}
|
|
|
|
int amdgpu_bo_restore_from_shadow(struct amdgpu_device *adev,
|
|
struct amdgpu_ring *ring,
|
|
struct amdgpu_bo *bo,
|
|
struct reservation_object *resv,
|
|
struct dma_fence **fence,
|
|
bool direct)
|
|
|
|
{
|
|
struct amdgpu_bo *shadow = bo->shadow;
|
|
uint64_t bo_addr, shadow_addr;
|
|
int r;
|
|
|
|
if (!shadow)
|
|
return -EINVAL;
|
|
|
|
bo_addr = amdgpu_bo_gpu_offset(bo);
|
|
shadow_addr = amdgpu_bo_gpu_offset(bo->shadow);
|
|
|
|
r = reservation_object_reserve_shared(bo->tbo.resv);
|
|
if (r)
|
|
goto err;
|
|
|
|
r = amdgpu_copy_buffer(ring, shadow_addr, bo_addr,
|
|
amdgpu_bo_size(bo), resv, fence,
|
|
direct, false);
|
|
if (!r)
|
|
amdgpu_bo_fence(bo, *fence, true);
|
|
|
|
err:
|
|
return r;
|
|
}
|
|
|
|
int amdgpu_bo_kmap(struct amdgpu_bo *bo, void **ptr)
|
|
{
|
|
void *kptr;
|
|
long r;
|
|
|
|
if (bo->flags & AMDGPU_GEM_CREATE_NO_CPU_ACCESS)
|
|
return -EPERM;
|
|
|
|
kptr = amdgpu_bo_kptr(bo);
|
|
if (kptr) {
|
|
if (ptr)
|
|
*ptr = kptr;
|
|
return 0;
|
|
}
|
|
|
|
r = reservation_object_wait_timeout_rcu(bo->tbo.resv, false, false,
|
|
MAX_SCHEDULE_TIMEOUT);
|
|
if (r < 0)
|
|
return r;
|
|
|
|
r = ttm_bo_kmap(&bo->tbo, 0, bo->tbo.num_pages, &bo->kmap);
|
|
if (r)
|
|
return r;
|
|
|
|
if (ptr)
|
|
*ptr = amdgpu_bo_kptr(bo);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void *amdgpu_bo_kptr(struct amdgpu_bo *bo)
|
|
{
|
|
bool is_iomem;
|
|
|
|
return ttm_kmap_obj_virtual(&bo->kmap, &is_iomem);
|
|
}
|
|
|
|
void amdgpu_bo_kunmap(struct amdgpu_bo *bo)
|
|
{
|
|
if (bo->kmap.bo)
|
|
ttm_bo_kunmap(&bo->kmap);
|
|
}
|
|
|
|
struct amdgpu_bo *amdgpu_bo_ref(struct amdgpu_bo *bo)
|
|
{
|
|
if (bo == NULL)
|
|
return NULL;
|
|
|
|
ttm_bo_reference(&bo->tbo);
|
|
return bo;
|
|
}
|
|
|
|
void amdgpu_bo_unref(struct amdgpu_bo **bo)
|
|
{
|
|
struct ttm_buffer_object *tbo;
|
|
|
|
if ((*bo) == NULL)
|
|
return;
|
|
|
|
tbo = &((*bo)->tbo);
|
|
ttm_bo_unref(&tbo);
|
|
if (tbo == NULL)
|
|
*bo = NULL;
|
|
}
|
|
|
|
int amdgpu_bo_pin_restricted(struct amdgpu_bo *bo, u32 domain,
|
|
u64 min_offset, u64 max_offset,
|
|
u64 *gpu_addr)
|
|
{
|
|
struct amdgpu_device *adev = amdgpu_ttm_adev(bo->tbo.bdev);
|
|
int r, i;
|
|
|
|
if (amdgpu_ttm_tt_get_usermm(bo->tbo.ttm))
|
|
return -EPERM;
|
|
|
|
if (WARN_ON_ONCE(min_offset > max_offset))
|
|
return -EINVAL;
|
|
|
|
/* A shared bo cannot be migrated to VRAM */
|
|
if (bo->prime_shared_count && (domain == AMDGPU_GEM_DOMAIN_VRAM))
|
|
return -EINVAL;
|
|
|
|
if (bo->pin_count) {
|
|
uint32_t mem_type = bo->tbo.mem.mem_type;
|
|
|
|
if (domain != amdgpu_mem_type_to_domain(mem_type))
|
|
return -EINVAL;
|
|
|
|
bo->pin_count++;
|
|
if (gpu_addr)
|
|
*gpu_addr = amdgpu_bo_gpu_offset(bo);
|
|
|
|
if (max_offset != 0) {
|
|
u64 domain_start = bo->tbo.bdev->man[mem_type].gpu_offset;
|
|
WARN_ON_ONCE(max_offset <
|
|
(amdgpu_bo_gpu_offset(bo) - domain_start));
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
bo->flags |= AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS;
|
|
/* force to pin into visible video ram */
|
|
if (!(bo->flags & AMDGPU_GEM_CREATE_NO_CPU_ACCESS))
|
|
bo->flags |= AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED;
|
|
amdgpu_ttm_placement_from_domain(bo, domain);
|
|
for (i = 0; i < bo->placement.num_placement; i++) {
|
|
unsigned fpfn, lpfn;
|
|
|
|
fpfn = min_offset >> PAGE_SHIFT;
|
|
lpfn = max_offset >> PAGE_SHIFT;
|
|
|
|
if (fpfn > bo->placements[i].fpfn)
|
|
bo->placements[i].fpfn = fpfn;
|
|
if (!bo->placements[i].lpfn ||
|
|
(lpfn && lpfn < bo->placements[i].lpfn))
|
|
bo->placements[i].lpfn = lpfn;
|
|
bo->placements[i].flags |= TTM_PL_FLAG_NO_EVICT;
|
|
}
|
|
|
|
r = ttm_bo_validate(&bo->tbo, &bo->placement, false, false);
|
|
if (unlikely(r)) {
|
|
dev_err(adev->dev, "%p pin failed\n", bo);
|
|
goto error;
|
|
}
|
|
|
|
bo->pin_count = 1;
|
|
if (gpu_addr != NULL) {
|
|
r = amdgpu_ttm_bind(&bo->tbo, &bo->tbo.mem);
|
|
if (unlikely(r)) {
|
|
dev_err(adev->dev, "%p bind failed\n", bo);
|
|
goto error;
|
|
}
|
|
*gpu_addr = amdgpu_bo_gpu_offset(bo);
|
|
}
|
|
if (domain == AMDGPU_GEM_DOMAIN_VRAM) {
|
|
adev->vram_pin_size += amdgpu_bo_size(bo);
|
|
if (bo->flags & AMDGPU_GEM_CREATE_NO_CPU_ACCESS)
|
|
adev->invisible_pin_size += amdgpu_bo_size(bo);
|
|
} else if (domain == AMDGPU_GEM_DOMAIN_GTT) {
|
|
adev->gart_pin_size += amdgpu_bo_size(bo);
|
|
}
|
|
|
|
error:
|
|
return r;
|
|
}
|
|
|
|
int amdgpu_bo_pin(struct amdgpu_bo *bo, u32 domain, u64 *gpu_addr)
|
|
{
|
|
return amdgpu_bo_pin_restricted(bo, domain, 0, 0, gpu_addr);
|
|
}
|
|
|
|
int amdgpu_bo_unpin(struct amdgpu_bo *bo)
|
|
{
|
|
struct amdgpu_device *adev = amdgpu_ttm_adev(bo->tbo.bdev);
|
|
int r, i;
|
|
|
|
if (!bo->pin_count) {
|
|
dev_warn(adev->dev, "%p unpin not necessary\n", bo);
|
|
return 0;
|
|
}
|
|
bo->pin_count--;
|
|
if (bo->pin_count)
|
|
return 0;
|
|
for (i = 0; i < bo->placement.num_placement; i++) {
|
|
bo->placements[i].lpfn = 0;
|
|
bo->placements[i].flags &= ~TTM_PL_FLAG_NO_EVICT;
|
|
}
|
|
r = ttm_bo_validate(&bo->tbo, &bo->placement, false, false);
|
|
if (unlikely(r)) {
|
|
dev_err(adev->dev, "%p validate failed for unpin\n", bo);
|
|
goto error;
|
|
}
|
|
|
|
if (bo->tbo.mem.mem_type == TTM_PL_VRAM) {
|
|
adev->vram_pin_size -= amdgpu_bo_size(bo);
|
|
if (bo->flags & AMDGPU_GEM_CREATE_NO_CPU_ACCESS)
|
|
adev->invisible_pin_size -= amdgpu_bo_size(bo);
|
|
} else if (bo->tbo.mem.mem_type == TTM_PL_TT) {
|
|
adev->gart_pin_size -= amdgpu_bo_size(bo);
|
|
}
|
|
|
|
error:
|
|
return r;
|
|
}
|
|
|
|
int amdgpu_bo_evict_vram(struct amdgpu_device *adev)
|
|
{
|
|
/* late 2.6.33 fix IGP hibernate - we need pm ops to do this correct */
|
|
if (0 && (adev->flags & AMD_IS_APU)) {
|
|
/* Useless to evict on IGP chips */
|
|
return 0;
|
|
}
|
|
return ttm_bo_evict_mm(&adev->mman.bdev, TTM_PL_VRAM);
|
|
}
|
|
|
|
static const char *amdgpu_vram_names[] = {
|
|
"UNKNOWN",
|
|
"GDDR1",
|
|
"DDR2",
|
|
"GDDR3",
|
|
"GDDR4",
|
|
"GDDR5",
|
|
"HBM",
|
|
"DDR3"
|
|
};
|
|
|
|
int amdgpu_bo_init(struct amdgpu_device *adev)
|
|
{
|
|
/* reserve PAT memory space to WC for VRAM */
|
|
arch_io_reserve_memtype_wc(adev->mc.aper_base,
|
|
adev->mc.aper_size);
|
|
|
|
/* Add an MTRR for the VRAM */
|
|
adev->mc.vram_mtrr = arch_phys_wc_add(adev->mc.aper_base,
|
|
adev->mc.aper_size);
|
|
DRM_INFO("Detected VRAM RAM=%lluM, BAR=%lluM\n",
|
|
adev->mc.mc_vram_size >> 20,
|
|
(unsigned long long)adev->mc.aper_size >> 20);
|
|
DRM_INFO("RAM width %dbits %s\n",
|
|
adev->mc.vram_width, amdgpu_vram_names[adev->mc.vram_type]);
|
|
return amdgpu_ttm_init(adev);
|
|
}
|
|
|
|
void amdgpu_bo_fini(struct amdgpu_device *adev)
|
|
{
|
|
amdgpu_ttm_fini(adev);
|
|
arch_phys_wc_del(adev->mc.vram_mtrr);
|
|
arch_io_free_memtype_wc(adev->mc.aper_base, adev->mc.aper_size);
|
|
}
|
|
|
|
int amdgpu_bo_fbdev_mmap(struct amdgpu_bo *bo,
|
|
struct vm_area_struct *vma)
|
|
{
|
|
return ttm_fbdev_mmap(vma, &bo->tbo);
|
|
}
|
|
|
|
int amdgpu_bo_set_tiling_flags(struct amdgpu_bo *bo, u64 tiling_flags)
|
|
{
|
|
struct amdgpu_device *adev = amdgpu_ttm_adev(bo->tbo.bdev);
|
|
|
|
if (adev->family <= AMDGPU_FAMILY_CZ &&
|
|
AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT) > 6)
|
|
return -EINVAL;
|
|
|
|
bo->tiling_flags = tiling_flags;
|
|
return 0;
|
|
}
|
|
|
|
void amdgpu_bo_get_tiling_flags(struct amdgpu_bo *bo, u64 *tiling_flags)
|
|
{
|
|
lockdep_assert_held(&bo->tbo.resv->lock.base);
|
|
|
|
if (tiling_flags)
|
|
*tiling_flags = bo->tiling_flags;
|
|
}
|
|
|
|
int amdgpu_bo_set_metadata (struct amdgpu_bo *bo, void *metadata,
|
|
uint32_t metadata_size, uint64_t flags)
|
|
{
|
|
void *buffer;
|
|
|
|
if (!metadata_size) {
|
|
if (bo->metadata_size) {
|
|
kfree(bo->metadata);
|
|
bo->metadata = NULL;
|
|
bo->metadata_size = 0;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
if (metadata == NULL)
|
|
return -EINVAL;
|
|
|
|
buffer = kmemdup(metadata, metadata_size, GFP_KERNEL);
|
|
if (buffer == NULL)
|
|
return -ENOMEM;
|
|
|
|
kfree(bo->metadata);
|
|
bo->metadata_flags = flags;
|
|
bo->metadata = buffer;
|
|
bo->metadata_size = metadata_size;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int amdgpu_bo_get_metadata(struct amdgpu_bo *bo, void *buffer,
|
|
size_t buffer_size, uint32_t *metadata_size,
|
|
uint64_t *flags)
|
|
{
|
|
if (!buffer && !metadata_size)
|
|
return -EINVAL;
|
|
|
|
if (buffer) {
|
|
if (buffer_size < bo->metadata_size)
|
|
return -EINVAL;
|
|
|
|
if (bo->metadata_size)
|
|
memcpy(buffer, bo->metadata, bo->metadata_size);
|
|
}
|
|
|
|
if (metadata_size)
|
|
*metadata_size = bo->metadata_size;
|
|
if (flags)
|
|
*flags = bo->metadata_flags;
|
|
|
|
return 0;
|
|
}
|
|
|
|
void amdgpu_bo_move_notify(struct ttm_buffer_object *bo,
|
|
bool evict,
|
|
struct ttm_mem_reg *new_mem)
|
|
{
|
|
struct amdgpu_device *adev = amdgpu_ttm_adev(bo->bdev);
|
|
struct amdgpu_bo *abo;
|
|
struct ttm_mem_reg *old_mem = &bo->mem;
|
|
|
|
if (!amdgpu_ttm_bo_is_amdgpu_bo(bo))
|
|
return;
|
|
|
|
abo = ttm_to_amdgpu_bo(bo);
|
|
amdgpu_vm_bo_invalidate(adev, abo, evict);
|
|
|
|
amdgpu_bo_kunmap(abo);
|
|
|
|
/* remember the eviction */
|
|
if (evict)
|
|
atomic64_inc(&adev->num_evictions);
|
|
|
|
/* update statistics */
|
|
if (!new_mem)
|
|
return;
|
|
|
|
/* move_notify is called before move happens */
|
|
trace_amdgpu_ttm_bo_move(abo, new_mem->mem_type, old_mem->mem_type);
|
|
}
|
|
|
|
int amdgpu_bo_fault_reserve_notify(struct ttm_buffer_object *bo)
|
|
{
|
|
struct amdgpu_device *adev = amdgpu_ttm_adev(bo->bdev);
|
|
struct amdgpu_bo *abo;
|
|
unsigned long offset, size;
|
|
int r;
|
|
|
|
if (!amdgpu_ttm_bo_is_amdgpu_bo(bo))
|
|
return 0;
|
|
|
|
abo = ttm_to_amdgpu_bo(bo);
|
|
|
|
/* Remember that this BO was accessed by the CPU */
|
|
abo->flags |= AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED;
|
|
|
|
if (bo->mem.mem_type != TTM_PL_VRAM)
|
|
return 0;
|
|
|
|
size = bo->mem.num_pages << PAGE_SHIFT;
|
|
offset = bo->mem.start << PAGE_SHIFT;
|
|
if ((offset + size) <= adev->mc.visible_vram_size)
|
|
return 0;
|
|
|
|
/* Can't move a pinned BO to visible VRAM */
|
|
if (abo->pin_count > 0)
|
|
return -EINVAL;
|
|
|
|
/* hurrah the memory is not visible ! */
|
|
atomic64_inc(&adev->num_vram_cpu_page_faults);
|
|
amdgpu_ttm_placement_from_domain(abo, AMDGPU_GEM_DOMAIN_VRAM |
|
|
AMDGPU_GEM_DOMAIN_GTT);
|
|
|
|
/* Avoid costly evictions; only set GTT as a busy placement */
|
|
abo->placement.num_busy_placement = 1;
|
|
abo->placement.busy_placement = &abo->placements[1];
|
|
|
|
r = ttm_bo_validate(bo, &abo->placement, false, false);
|
|
if (unlikely(r != 0))
|
|
return r;
|
|
|
|
offset = bo->mem.start << PAGE_SHIFT;
|
|
/* this should never happen */
|
|
if (bo->mem.mem_type == TTM_PL_VRAM &&
|
|
(offset + size) > adev->mc.visible_vram_size)
|
|
return -EINVAL;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_bo_fence - add fence to buffer object
|
|
*
|
|
* @bo: buffer object in question
|
|
* @fence: fence to add
|
|
* @shared: true if fence should be added shared
|
|
*
|
|
*/
|
|
void amdgpu_bo_fence(struct amdgpu_bo *bo, struct dma_fence *fence,
|
|
bool shared)
|
|
{
|
|
struct reservation_object *resv = bo->tbo.resv;
|
|
|
|
if (shared)
|
|
reservation_object_add_shared_fence(resv, fence);
|
|
else
|
|
reservation_object_add_excl_fence(resv, fence);
|
|
}
|
|
|
|
/**
|
|
* amdgpu_bo_gpu_offset - return GPU offset of bo
|
|
* @bo: amdgpu object for which we query the offset
|
|
*
|
|
* Returns current GPU offset of the object.
|
|
*
|
|
* Note: object should either be pinned or reserved when calling this
|
|
* function, it might be useful to add check for this for debugging.
|
|
*/
|
|
u64 amdgpu_bo_gpu_offset(struct amdgpu_bo *bo)
|
|
{
|
|
WARN_ON_ONCE(bo->tbo.mem.mem_type == TTM_PL_SYSTEM);
|
|
WARN_ON_ONCE(bo->tbo.mem.mem_type == TTM_PL_TT &&
|
|
!amdgpu_ttm_is_bound(bo->tbo.ttm));
|
|
WARN_ON_ONCE(!ww_mutex_is_locked(&bo->tbo.resv->lock) &&
|
|
!bo->pin_count);
|
|
WARN_ON_ONCE(bo->tbo.mem.start == AMDGPU_BO_INVALID_OFFSET);
|
|
WARN_ON_ONCE(bo->tbo.mem.mem_type == TTM_PL_VRAM &&
|
|
!(bo->flags & AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS));
|
|
|
|
return bo->tbo.offset;
|
|
}
|