Claudiu Beznea ec03f18cc2 clk: at91: add register definition for sama7g5's master clock ... Add register definitions for SAMA7G5's master clock. These would be also used by architecture specific power saving code. Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com> Signed-off-by: Nicolas Ferre <nicolas.ferre@microchip.com> Link: https://lore.kernel.org/r/20210719080317.1045832-3-claudiu.beznea@microchip.com		2021-07-19 14:28:56 +02:00
..
analogbits-wrpll-cln28hpc.h	clk: analogbits: add Wide-Range PLL library	2019-05-03 09:20:48 -07:00
at91_pmc.h	clk: at91: add register definition for sama7g5's master clock	2021-07-19 14:28:56 +02:00
clk-conf.h	clk: add include guard to clk-conf.h	2019-09-17 10:27:46 -07:00
davinci.h
imx.h	clk: imx: Move 'imx6sl_set_wait_clk()'s prototype out to accessible header	2021-01-30 22:13:23 +08:00
mmp.h
mxs.h	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500	2019-06-19 17:09:55 +02:00
renesas.h
samsung.h	clk: samsung: Allow compile testing of Exynos, S3C64xx and S5Pv210	2020-11-23 10:25:45 +01:00
spear.h	clk: spear: Move prototype to accessible header	2021-02-11 11:56:06 -08:00
sunxi-ng.h	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 282	2019-06-05 17:36:37 +02:00
tegra.h	clk: tegra: Add stubs needed for compile-testing	2021-06-01 13:37:40 +02:00
ti.h	clk: ti: add am33xx/am43xx spread spectrum clock support	2021-06-08 17:49:16 -07:00
zynq.h	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 156	2019-05-30 11:26:35 -07:00