1139 lines
32 KiB
C
1139 lines
32 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2023 MediaTek Inc.
|
|
* Author: Ping-Hsun Wu <ping-hsun.wu@mediatek.com>
|
|
*/
|
|
|
|
#include "mtk-img-ipi.h"
|
|
#include "mtk-mdp3-cfg.h"
|
|
#include "mtk-mdp3-core.h"
|
|
#include "mtk-mdp3-comp.h"
|
|
#include "mtk-mdp3-regs.h"
|
|
|
|
enum mt8183_mdp_comp_id {
|
|
/* ISP */
|
|
MT8183_MDP_COMP_WPEI = 0,
|
|
MT8183_MDP_COMP_WPEO, /* 1 */
|
|
MT8183_MDP_COMP_WPEI2, /* 2 */
|
|
MT8183_MDP_COMP_WPEO2, /* 3 */
|
|
MT8183_MDP_COMP_ISP_IMGI, /* 4 */
|
|
MT8183_MDP_COMP_ISP_IMGO, /* 5 */
|
|
MT8183_MDP_COMP_ISP_IMG2O, /* 6 */
|
|
|
|
/* IPU */
|
|
MT8183_MDP_COMP_IPUI, /* 7 */
|
|
MT8183_MDP_COMP_IPUO, /* 8 */
|
|
|
|
/* MDP */
|
|
MT8183_MDP_COMP_CAMIN, /* 9 */
|
|
MT8183_MDP_COMP_CAMIN2, /* 10 */
|
|
MT8183_MDP_COMP_RDMA0, /* 11 */
|
|
MT8183_MDP_COMP_AAL0, /* 12 */
|
|
MT8183_MDP_COMP_CCORR0, /* 13 */
|
|
MT8183_MDP_COMP_RSZ0, /* 14 */
|
|
MT8183_MDP_COMP_RSZ1, /* 15 */
|
|
MT8183_MDP_COMP_TDSHP0, /* 16 */
|
|
MT8183_MDP_COMP_COLOR0, /* 17 */
|
|
MT8183_MDP_COMP_PATH0_SOUT, /* 18 */
|
|
MT8183_MDP_COMP_PATH1_SOUT, /* 19 */
|
|
MT8183_MDP_COMP_WROT0, /* 20 */
|
|
MT8183_MDP_COMP_WDMA, /* 21 */
|
|
|
|
/* Dummy Engine */
|
|
MT8183_MDP_COMP_RDMA1, /* 22 */
|
|
MT8183_MDP_COMP_RSZ2, /* 23 */
|
|
MT8183_MDP_COMP_TDSHP1, /* 24 */
|
|
MT8183_MDP_COMP_WROT1, /* 25 */
|
|
};
|
|
|
|
enum mt8195_mdp_comp_id {
|
|
/* MT8195 Comp id */
|
|
/* ISP */
|
|
MT8195_MDP_COMP_WPEI = 0,
|
|
MT8195_MDP_COMP_WPEO, /* 1 */
|
|
MT8195_MDP_COMP_WPEI2, /* 2 */
|
|
MT8195_MDP_COMP_WPEO2, /* 3 */
|
|
|
|
/* MDP */
|
|
MT8195_MDP_COMP_CAMIN, /* 4 */
|
|
MT8195_MDP_COMP_CAMIN2, /* 5 */
|
|
MT8195_MDP_COMP_SPLIT, /* 6 */
|
|
MT8195_MDP_COMP_SPLIT2, /* 7 */
|
|
MT8195_MDP_COMP_RDMA0, /* 8 */
|
|
MT8195_MDP_COMP_RDMA1, /* 9 */
|
|
MT8195_MDP_COMP_RDMA2, /* 10 */
|
|
MT8195_MDP_COMP_RDMA3, /* 11 */
|
|
MT8195_MDP_COMP_STITCH, /* 12 */
|
|
MT8195_MDP_COMP_FG0, /* 13 */
|
|
MT8195_MDP_COMP_FG1, /* 14 */
|
|
MT8195_MDP_COMP_FG2, /* 15 */
|
|
MT8195_MDP_COMP_FG3, /* 16 */
|
|
MT8195_MDP_COMP_TO_SVPP2MOUT, /* 17 */
|
|
MT8195_MDP_COMP_TO_SVPP3MOUT, /* 18 */
|
|
MT8195_MDP_COMP_TO_WARP0MOUT, /* 19 */
|
|
MT8195_MDP_COMP_TO_WARP1MOUT, /* 20 */
|
|
MT8195_MDP_COMP_VPP0_SOUT, /* 21 */
|
|
MT8195_MDP_COMP_VPP1_SOUT, /* 22 */
|
|
MT8195_MDP_COMP_PQ0_SOUT, /* 23 */
|
|
MT8195_MDP_COMP_PQ1_SOUT, /* 24 */
|
|
MT8195_MDP_COMP_HDR0, /* 25 */
|
|
MT8195_MDP_COMP_HDR1, /* 26 */
|
|
MT8195_MDP_COMP_HDR2, /* 27 */
|
|
MT8195_MDP_COMP_HDR3, /* 28 */
|
|
MT8195_MDP_COMP_AAL0, /* 29 */
|
|
MT8195_MDP_COMP_AAL1, /* 30 */
|
|
MT8195_MDP_COMP_AAL2, /* 31 */
|
|
MT8195_MDP_COMP_AAL3, /* 32 */
|
|
MT8195_MDP_COMP_RSZ0, /* 33 */
|
|
MT8195_MDP_COMP_RSZ1, /* 34 */
|
|
MT8195_MDP_COMP_RSZ2, /* 35 */
|
|
MT8195_MDP_COMP_RSZ3, /* 36 */
|
|
MT8195_MDP_COMP_TDSHP0, /* 37 */
|
|
MT8195_MDP_COMP_TDSHP1, /* 38 */
|
|
MT8195_MDP_COMP_TDSHP2, /* 39 */
|
|
MT8195_MDP_COMP_TDSHP3, /* 40 */
|
|
MT8195_MDP_COMP_COLOR0, /* 41 */
|
|
MT8195_MDP_COMP_COLOR1, /* 42 */
|
|
MT8195_MDP_COMP_COLOR2, /* 43 */
|
|
MT8195_MDP_COMP_COLOR3, /* 44 */
|
|
MT8195_MDP_COMP_OVL0, /* 45 */
|
|
MT8195_MDP_COMP_OVL1, /* 46 */
|
|
MT8195_MDP_COMP_PAD0, /* 47 */
|
|
MT8195_MDP_COMP_PAD1, /* 48 */
|
|
MT8195_MDP_COMP_PAD2, /* 49 */
|
|
MT8195_MDP_COMP_PAD3, /* 50 */
|
|
MT8195_MDP_COMP_TCC0, /* 51 */
|
|
MT8195_MDP_COMP_TCC1, /* 52 */
|
|
MT8195_MDP_COMP_WROT0, /* 53 */
|
|
MT8195_MDP_COMP_WROT1, /* 54 */
|
|
MT8195_MDP_COMP_WROT2, /* 55 */
|
|
MT8195_MDP_COMP_WROT3, /* 56 */
|
|
MT8195_MDP_COMP_MERGE2, /* 57 */
|
|
MT8195_MDP_COMP_MERGE3, /* 58 */
|
|
|
|
MT8195_MDP_COMP_VDO0DL0, /* 59 */
|
|
MT8195_MDP_COMP_VDO1DL0, /* 60 */
|
|
MT8195_MDP_COMP_VDO0DL1, /* 61 */
|
|
MT8195_MDP_COMP_VDO1DL1, /* 62 */
|
|
};
|
|
|
|
static const struct of_device_id mt8183_mdp_probe_infra[MDP_INFRA_MAX] = {
|
|
[MDP_INFRA_MMSYS] = { .compatible = "mediatek,mt8183-mmsys" },
|
|
[MDP_INFRA_MUTEX] = { .compatible = "mediatek,mt8183-disp-mutex" },
|
|
[MDP_INFRA_SCP] = { .compatible = "mediatek,mt8183-scp" }
|
|
};
|
|
|
|
static const struct of_device_id mt8195_mdp_probe_infra[MDP_INFRA_MAX] = {
|
|
[MDP_INFRA_MMSYS] = { .compatible = "mediatek,mt8195-vppsys0" },
|
|
[MDP_INFRA_MMSYS2] = { .compatible = "mediatek,mt8195-vppsys1" },
|
|
[MDP_INFRA_MUTEX] = { .compatible = "mediatek,mt8195-vpp-mutex" },
|
|
[MDP_INFRA_MUTEX2] = { .compatible = "mediatek,mt8195-vpp-mutex" },
|
|
[MDP_INFRA_SCP] = { .compatible = "mediatek,mt8195-scp" }
|
|
};
|
|
|
|
static const struct mdp_platform_config mt8183_plat_cfg = {
|
|
.rdma_support_10bit = true,
|
|
.rdma_rsz1_sram_sharing = true,
|
|
.rdma_upsample_repeat_only = true,
|
|
.rdma_event_num = 1,
|
|
.rsz_disable_dcm_small_sample = false,
|
|
.wrot_filter_constraint = false,
|
|
.wrot_event_num = 1,
|
|
};
|
|
|
|
static const struct mdp_platform_config mt8195_plat_cfg = {
|
|
.rdma_support_10bit = true,
|
|
.rdma_rsz1_sram_sharing = false,
|
|
.rdma_upsample_repeat_only = false,
|
|
.rdma_esl_setting = true,
|
|
.rdma_event_num = 4,
|
|
.rsz_disable_dcm_small_sample = false,
|
|
.rsz_etc_control = true,
|
|
.wrot_filter_constraint = false,
|
|
.wrot_event_num = 4,
|
|
.tdshp_hist_num = 17,
|
|
.tdshp_constrain = true,
|
|
.tdshp_contour = true,
|
|
};
|
|
|
|
static const u32 mt8183_mutex_idx[MDP_MAX_COMP_COUNT] = {
|
|
[MDP_COMP_RDMA0] = MUTEX_MOD_IDX_MDP_RDMA0,
|
|
[MDP_COMP_RSZ0] = MUTEX_MOD_IDX_MDP_RSZ0,
|
|
[MDP_COMP_RSZ1] = MUTEX_MOD_IDX_MDP_RSZ1,
|
|
[MDP_COMP_TDSHP0] = MUTEX_MOD_IDX_MDP_TDSHP0,
|
|
[MDP_COMP_WROT0] = MUTEX_MOD_IDX_MDP_WROT0,
|
|
[MDP_COMP_WDMA] = MUTEX_MOD_IDX_MDP_WDMA,
|
|
[MDP_COMP_AAL0] = MUTEX_MOD_IDX_MDP_AAL0,
|
|
[MDP_COMP_CCORR0] = MUTEX_MOD_IDX_MDP_CCORR0,
|
|
};
|
|
|
|
static const u32 mt8195_mutex_idx[MDP_MAX_COMP_COUNT] = {
|
|
[MDP_COMP_RDMA0] = MUTEX_MOD_IDX_MDP_RDMA0,
|
|
[MDP_COMP_RDMA1] = MUTEX_MOD_IDX_MDP_RDMA1,
|
|
[MDP_COMP_RDMA2] = MUTEX_MOD_IDX_MDP_RDMA2,
|
|
[MDP_COMP_RDMA3] = MUTEX_MOD_IDX_MDP_RDMA3,
|
|
[MDP_COMP_STITCH] = MUTEX_MOD_IDX_MDP_STITCH0,
|
|
[MDP_COMP_FG0] = MUTEX_MOD_IDX_MDP_FG0,
|
|
[MDP_COMP_FG1] = MUTEX_MOD_IDX_MDP_FG1,
|
|
[MDP_COMP_FG2] = MUTEX_MOD_IDX_MDP_FG2,
|
|
[MDP_COMP_FG3] = MUTEX_MOD_IDX_MDP_FG3,
|
|
[MDP_COMP_HDR0] = MUTEX_MOD_IDX_MDP_HDR0,
|
|
[MDP_COMP_HDR1] = MUTEX_MOD_IDX_MDP_HDR1,
|
|
[MDP_COMP_HDR2] = MUTEX_MOD_IDX_MDP_HDR2,
|
|
[MDP_COMP_HDR3] = MUTEX_MOD_IDX_MDP_HDR3,
|
|
[MDP_COMP_AAL0] = MUTEX_MOD_IDX_MDP_AAL0,
|
|
[MDP_COMP_AAL1] = MUTEX_MOD_IDX_MDP_AAL1,
|
|
[MDP_COMP_AAL2] = MUTEX_MOD_IDX_MDP_AAL2,
|
|
[MDP_COMP_AAL3] = MUTEX_MOD_IDX_MDP_AAL3,
|
|
[MDP_COMP_RSZ0] = MUTEX_MOD_IDX_MDP_RSZ0,
|
|
[MDP_COMP_RSZ1] = MUTEX_MOD_IDX_MDP_RSZ1,
|
|
[MDP_COMP_RSZ2] = MUTEX_MOD_IDX_MDP_RSZ2,
|
|
[MDP_COMP_RSZ3] = MUTEX_MOD_IDX_MDP_RSZ3,
|
|
[MDP_COMP_MERGE2] = MUTEX_MOD_IDX_MDP_MERGE2,
|
|
[MDP_COMP_MERGE3] = MUTEX_MOD_IDX_MDP_MERGE3,
|
|
[MDP_COMP_TDSHP0] = MUTEX_MOD_IDX_MDP_TDSHP0,
|
|
[MDP_COMP_TDSHP1] = MUTEX_MOD_IDX_MDP_TDSHP1,
|
|
[MDP_COMP_TDSHP2] = MUTEX_MOD_IDX_MDP_TDSHP2,
|
|
[MDP_COMP_TDSHP3] = MUTEX_MOD_IDX_MDP_TDSHP3,
|
|
[MDP_COMP_COLOR0] = MUTEX_MOD_IDX_MDP_COLOR0,
|
|
[MDP_COMP_COLOR1] = MUTEX_MOD_IDX_MDP_COLOR1,
|
|
[MDP_COMP_COLOR2] = MUTEX_MOD_IDX_MDP_COLOR2,
|
|
[MDP_COMP_COLOR3] = MUTEX_MOD_IDX_MDP_COLOR3,
|
|
[MDP_COMP_OVL0] = MUTEX_MOD_IDX_MDP_OVL0,
|
|
[MDP_COMP_OVL1] = MUTEX_MOD_IDX_MDP_OVL1,
|
|
[MDP_COMP_PAD0] = MUTEX_MOD_IDX_MDP_PAD0,
|
|
[MDP_COMP_PAD1] = MUTEX_MOD_IDX_MDP_PAD1,
|
|
[MDP_COMP_PAD2] = MUTEX_MOD_IDX_MDP_PAD2,
|
|
[MDP_COMP_PAD3] = MUTEX_MOD_IDX_MDP_PAD3,
|
|
[MDP_COMP_TCC0] = MUTEX_MOD_IDX_MDP_TCC0,
|
|
[MDP_COMP_TCC1] = MUTEX_MOD_IDX_MDP_TCC1,
|
|
[MDP_COMP_WROT0] = MUTEX_MOD_IDX_MDP_WROT0,
|
|
[MDP_COMP_WROT1] = MUTEX_MOD_IDX_MDP_WROT1,
|
|
[MDP_COMP_WROT2] = MUTEX_MOD_IDX_MDP_WROT2,
|
|
[MDP_COMP_WROT3] = MUTEX_MOD_IDX_MDP_WROT3,
|
|
};
|
|
|
|
static const struct mdp_comp_data mt8183_mdp_comp_data[MDP_MAX_COMP_COUNT] = {
|
|
[MDP_COMP_WPEI] = {
|
|
{MDP_COMP_TYPE_WPEI, 0, MT8183_MDP_COMP_WPEI, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_WPEO] = {
|
|
{MDP_COMP_TYPE_EXTO, 2, MT8183_MDP_COMP_WPEO, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_WPEI2] = {
|
|
{MDP_COMP_TYPE_WPEI, 1, MT8183_MDP_COMP_WPEI2, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_WPEO2] = {
|
|
{MDP_COMP_TYPE_EXTO, 3, MT8183_MDP_COMP_WPEO2, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_ISP_IMGI] = {
|
|
{MDP_COMP_TYPE_IMGI, 0, MT8183_MDP_COMP_ISP_IMGI, MDP_MM_SUBSYS_0},
|
|
{0, 0, 4}
|
|
},
|
|
[MDP_COMP_ISP_IMGO] = {
|
|
{MDP_COMP_TYPE_EXTO, 0, MT8183_MDP_COMP_ISP_IMGO, MDP_MM_SUBSYS_0},
|
|
{0, 0, 4}
|
|
},
|
|
[MDP_COMP_ISP_IMG2O] = {
|
|
{MDP_COMP_TYPE_EXTO, 1, MT8183_MDP_COMP_ISP_IMG2O, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_CAMIN] = {
|
|
{MDP_COMP_TYPE_DL_PATH, 0, MT8183_MDP_COMP_CAMIN, MDP_MM_SUBSYS_0},
|
|
{2, 2, 1}
|
|
},
|
|
[MDP_COMP_CAMIN2] = {
|
|
{MDP_COMP_TYPE_DL_PATH, 1, MT8183_MDP_COMP_CAMIN2, MDP_MM_SUBSYS_0},
|
|
{2, 4, 1}
|
|
},
|
|
[MDP_COMP_RDMA0] = {
|
|
{MDP_COMP_TYPE_RDMA, 0, MT8183_MDP_COMP_RDMA0, MDP_MM_SUBSYS_0},
|
|
{2, 0, 0}
|
|
},
|
|
[MDP_COMP_CCORR0] = {
|
|
{MDP_COMP_TYPE_CCORR, 0, MT8183_MDP_COMP_CCORR0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_RSZ0] = {
|
|
{MDP_COMP_TYPE_RSZ, 0, MT8183_MDP_COMP_RSZ0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_RSZ1] = {
|
|
{MDP_COMP_TYPE_RSZ, 1, MT8183_MDP_COMP_RSZ1, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_TDSHP0] = {
|
|
{MDP_COMP_TYPE_TDSHP, 0, MT8183_MDP_COMP_TDSHP0, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_PATH0_SOUT] = {
|
|
{MDP_COMP_TYPE_PATH, 0, MT8183_MDP_COMP_PATH0_SOUT, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_PATH1_SOUT] = {
|
|
{MDP_COMP_TYPE_PATH, 1, MT8183_MDP_COMP_PATH1_SOUT, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_WROT0] = {
|
|
{MDP_COMP_TYPE_WROT, 0, MT8183_MDP_COMP_WROT0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_WDMA] = {
|
|
{MDP_COMP_TYPE_WDMA, 0, MT8183_MDP_COMP_WDMA, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
};
|
|
|
|
static const struct mdp_comp_data mt8195_mdp_comp_data[MDP_MAX_COMP_COUNT] = {
|
|
[MDP_COMP_WPEI] = {
|
|
{MDP_COMP_TYPE_WPEI, 0, MT8195_MDP_COMP_WPEI, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_WPEO] = {
|
|
{MDP_COMP_TYPE_EXTO, 2, MT8195_MDP_COMP_WPEO, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_WPEI2] = {
|
|
{MDP_COMP_TYPE_WPEI, 1, MT8195_MDP_COMP_WPEI2, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_WPEO2] = {
|
|
{MDP_COMP_TYPE_EXTO, 3, MT8195_MDP_COMP_WPEO2, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_CAMIN] = {
|
|
{MDP_COMP_TYPE_DL_PATH, 0, MT8195_MDP_COMP_CAMIN, MDP_MM_SUBSYS_0},
|
|
{3, 3, 0}
|
|
},
|
|
[MDP_COMP_CAMIN2] = {
|
|
{MDP_COMP_TYPE_DL_PATH, 1, MT8195_MDP_COMP_CAMIN2, MDP_MM_SUBSYS_0},
|
|
{3, 6, 0}
|
|
},
|
|
[MDP_COMP_SPLIT] = {
|
|
{MDP_COMP_TYPE_SPLIT, 0, MT8195_MDP_COMP_SPLIT, MDP_MM_SUBSYS_1},
|
|
{7, 0, 0}
|
|
},
|
|
[MDP_COMP_SPLIT2] = {
|
|
{MDP_COMP_TYPE_SPLIT, 1, MT8195_MDP_COMP_SPLIT2, MDP_MM_SUBSYS_1},
|
|
{7, 0, 0}
|
|
},
|
|
[MDP_COMP_RDMA0] = {
|
|
{MDP_COMP_TYPE_RDMA, 0, MT8195_MDP_COMP_RDMA0, MDP_MM_SUBSYS_0},
|
|
{3, 0, 0}
|
|
},
|
|
[MDP_COMP_RDMA1] = {
|
|
{MDP_COMP_TYPE_RDMA, 1, MT8195_MDP_COMP_RDMA1, MDP_MM_SUBSYS_1},
|
|
{3, 0, 0}
|
|
},
|
|
[MDP_COMP_RDMA2] = {
|
|
{MDP_COMP_TYPE_RDMA, 2, MT8195_MDP_COMP_RDMA2, MDP_MM_SUBSYS_1},
|
|
{3, 0, 0}
|
|
},
|
|
[MDP_COMP_RDMA3] = {
|
|
{MDP_COMP_TYPE_RDMA, 3, MT8195_MDP_COMP_RDMA3, MDP_MM_SUBSYS_1},
|
|
{3, 0, 0}
|
|
},
|
|
[MDP_COMP_STITCH] = {
|
|
{MDP_COMP_TYPE_STITCH, 0, MT8195_MDP_COMP_STITCH, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_FG0] = {
|
|
{MDP_COMP_TYPE_FG, 0, MT8195_MDP_COMP_FG0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_FG1] = {
|
|
{MDP_COMP_TYPE_FG, 1, MT8195_MDP_COMP_FG1, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_FG2] = {
|
|
{MDP_COMP_TYPE_FG, 2, MT8195_MDP_COMP_FG2, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_FG3] = {
|
|
{MDP_COMP_TYPE_FG, 3, MT8195_MDP_COMP_FG3, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_HDR0] = {
|
|
{MDP_COMP_TYPE_HDR, 0, MT8195_MDP_COMP_HDR0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_HDR1] = {
|
|
{MDP_COMP_TYPE_HDR, 1, MT8195_MDP_COMP_HDR1, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_HDR2] = {
|
|
{MDP_COMP_TYPE_HDR, 2, MT8195_MDP_COMP_HDR2, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_HDR3] = {
|
|
{MDP_COMP_TYPE_HDR, 3, MT8195_MDP_COMP_HDR3, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_AAL0] = {
|
|
{MDP_COMP_TYPE_AAL, 0, MT8195_MDP_COMP_AAL0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_AAL1] = {
|
|
{MDP_COMP_TYPE_AAL, 1, MT8195_MDP_COMP_AAL1, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_AAL2] = {
|
|
{MDP_COMP_TYPE_AAL, 2, MT8195_MDP_COMP_AAL2, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_AAL3] = {
|
|
{MDP_COMP_TYPE_AAL, 3, MT8195_MDP_COMP_AAL3, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_RSZ0] = {
|
|
{MDP_COMP_TYPE_RSZ, 0, MT8195_MDP_COMP_RSZ0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_RSZ1] = {
|
|
{MDP_COMP_TYPE_RSZ, 1, MT8195_MDP_COMP_RSZ1, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_RSZ2] = {
|
|
{MDP_COMP_TYPE_RSZ, 2, MT8195_MDP_COMP_RSZ2, MDP_MM_SUBSYS_1},
|
|
{2, 0, 0},
|
|
{MDP_COMP_MERGE2, true, true}
|
|
},
|
|
[MDP_COMP_RSZ3] = {
|
|
{MDP_COMP_TYPE_RSZ, 3, MT8195_MDP_COMP_RSZ3, MDP_MM_SUBSYS_1},
|
|
{2, 0, 0},
|
|
{MDP_COMP_MERGE3, true, true}
|
|
},
|
|
[MDP_COMP_TDSHP0] = {
|
|
{MDP_COMP_TYPE_TDSHP, 0, MT8195_MDP_COMP_TDSHP0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_TDSHP1] = {
|
|
{MDP_COMP_TYPE_TDSHP, 1, MT8195_MDP_COMP_TDSHP1, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_TDSHP2] = {
|
|
{MDP_COMP_TYPE_TDSHP, 2, MT8195_MDP_COMP_TDSHP2, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_TDSHP3] = {
|
|
{MDP_COMP_TYPE_TDSHP, 3, MT8195_MDP_COMP_TDSHP3, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_COLOR0] = {
|
|
{MDP_COMP_TYPE_COLOR, 0, MT8195_MDP_COMP_COLOR0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_COLOR1] = {
|
|
{MDP_COMP_TYPE_COLOR, 1, MT8195_MDP_COMP_COLOR1, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_COLOR2] = {
|
|
{MDP_COMP_TYPE_COLOR, 2, MT8195_MDP_COMP_COLOR2, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_COLOR3] = {
|
|
{MDP_COMP_TYPE_COLOR, 3, MT8195_MDP_COMP_COLOR3, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_OVL0] = {
|
|
{MDP_COMP_TYPE_OVL, 0, MT8195_MDP_COMP_OVL0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_OVL1] = {
|
|
{MDP_COMP_TYPE_OVL, 1, MT8195_MDP_COMP_OVL1, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_PAD0] = {
|
|
{MDP_COMP_TYPE_PAD, 0, MT8195_MDP_COMP_PAD0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_PAD1] = {
|
|
{MDP_COMP_TYPE_PAD, 1, MT8195_MDP_COMP_PAD1, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_PAD2] = {
|
|
{MDP_COMP_TYPE_PAD, 2, MT8195_MDP_COMP_PAD2, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_PAD3] = {
|
|
{MDP_COMP_TYPE_PAD, 3, MT8195_MDP_COMP_PAD3, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_TCC0] = {
|
|
{MDP_COMP_TYPE_TCC, 0, MT8195_MDP_COMP_TCC0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_TCC1] = {
|
|
{MDP_COMP_TYPE_TCC, 1, MT8195_MDP_COMP_TCC1, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_WROT0] = {
|
|
{MDP_COMP_TYPE_WROT, 0, MT8195_MDP_COMP_WROT0, MDP_MM_SUBSYS_0},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_WROT1] = {
|
|
{MDP_COMP_TYPE_WROT, 1, MT8195_MDP_COMP_WROT1, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_WROT2] = {
|
|
{MDP_COMP_TYPE_WROT, 2, MT8195_MDP_COMP_WROT2, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_WROT3] = {
|
|
{MDP_COMP_TYPE_WROT, 3, MT8195_MDP_COMP_WROT3, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_MERGE2] = {
|
|
{MDP_COMP_TYPE_MERGE, 0, MT8195_MDP_COMP_MERGE2, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_MERGE3] = {
|
|
{MDP_COMP_TYPE_MERGE, 1, MT8195_MDP_COMP_MERGE3, MDP_MM_SUBSYS_1},
|
|
{1, 0, 0}
|
|
},
|
|
[MDP_COMP_PQ0_SOUT] = {
|
|
{MDP_COMP_TYPE_DUMMY, 0, MT8195_MDP_COMP_PQ0_SOUT, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_PQ1_SOUT] = {
|
|
{MDP_COMP_TYPE_DUMMY, 1, MT8195_MDP_COMP_PQ1_SOUT, MDP_MM_SUBSYS_1},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_TO_WARP0MOUT] = {
|
|
{MDP_COMP_TYPE_DUMMY, 2, MT8195_MDP_COMP_TO_WARP0MOUT, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_TO_WARP1MOUT] = {
|
|
{MDP_COMP_TYPE_DUMMY, 3, MT8195_MDP_COMP_TO_WARP1MOUT, MDP_MM_SUBSYS_0},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_TO_SVPP2MOUT] = {
|
|
{MDP_COMP_TYPE_DUMMY, 4, MT8195_MDP_COMP_TO_SVPP2MOUT, MDP_MM_SUBSYS_1},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_TO_SVPP3MOUT] = {
|
|
{MDP_COMP_TYPE_DUMMY, 5, MT8195_MDP_COMP_TO_SVPP3MOUT, MDP_MM_SUBSYS_1},
|
|
{0, 0, 0}
|
|
},
|
|
[MDP_COMP_VPP0_SOUT] = {
|
|
{MDP_COMP_TYPE_PATH, 0, MT8195_MDP_COMP_VPP0_SOUT, MDP_MM_SUBSYS_1},
|
|
{4, 9, 0}
|
|
},
|
|
[MDP_COMP_VPP1_SOUT] = {
|
|
{MDP_COMP_TYPE_PATH, 1, MT8195_MDP_COMP_VPP1_SOUT, MDP_MM_SUBSYS_0},
|
|
{2, 13, 0}
|
|
},
|
|
[MDP_COMP_VDO0DL0] = {
|
|
{MDP_COMP_TYPE_DL_PATH, 0, MT8195_MDP_COMP_VDO0DL0, MDP_MM_SUBSYS_1},
|
|
{1, 15, 0}
|
|
},
|
|
[MDP_COMP_VDO1DL0] = {
|
|
{MDP_COMP_TYPE_DL_PATH, 0, MT8195_MDP_COMP_VDO1DL0, MDP_MM_SUBSYS_1},
|
|
{1, 17, 0}
|
|
},
|
|
[MDP_COMP_VDO0DL1] = {
|
|
{MDP_COMP_TYPE_DL_PATH, 0, MT8195_MDP_COMP_VDO0DL1, MDP_MM_SUBSYS_1},
|
|
{1, 18, 0}
|
|
},
|
|
[MDP_COMP_VDO1DL1] = {
|
|
{MDP_COMP_TYPE_DL_PATH, 0, MT8195_MDP_COMP_VDO1DL1, MDP_MM_SUBSYS_1},
|
|
{1, 16, 0}
|
|
},
|
|
};
|
|
|
|
static const struct of_device_id mt8183_sub_comp_dt_ids[] = {
|
|
{
|
|
.compatible = "mediatek,mt8183-mdp3-wdma",
|
|
.data = (void *)MDP_COMP_TYPE_PATH,
|
|
}, {
|
|
.compatible = "mediatek,mt8183-mdp3-wrot",
|
|
.data = (void *)MDP_COMP_TYPE_PATH,
|
|
},
|
|
{}
|
|
};
|
|
|
|
static const struct of_device_id mt8195_sub_comp_dt_ids[] = {
|
|
{}
|
|
};
|
|
|
|
/*
|
|
* All 10-bit related formats are not added in the basic format list,
|
|
* please add the corresponding format settings before use.
|
|
*/
|
|
static const struct mdp_format mt8183_formats[] = {
|
|
{
|
|
.pixelformat = V4L2_PIX_FMT_GREY,
|
|
.mdp_color = MDP_COLOR_GREY,
|
|
.depth = { 8 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_RGB565X,
|
|
.mdp_color = MDP_COLOR_BGR565,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_RGB565,
|
|
.mdp_color = MDP_COLOR_RGB565,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_RGB24,
|
|
.mdp_color = MDP_COLOR_RGB888,
|
|
.depth = { 24 },
|
|
.row_depth = { 24 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_BGR24,
|
|
.mdp_color = MDP_COLOR_BGR888,
|
|
.depth = { 24 },
|
|
.row_depth = { 24 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_ABGR32,
|
|
.mdp_color = MDP_COLOR_BGRA8888,
|
|
.depth = { 32 },
|
|
.row_depth = { 32 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_ARGB32,
|
|
.mdp_color = MDP_COLOR_ARGB8888,
|
|
.depth = { 32 },
|
|
.row_depth = { 32 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_UYVY,
|
|
.mdp_color = MDP_COLOR_UYVY,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_VYUY,
|
|
.mdp_color = MDP_COLOR_VYUY,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YUYV,
|
|
.mdp_color = MDP_COLOR_YUYV,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YVYU,
|
|
.mdp_color = MDP_COLOR_YVYU,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YUV420,
|
|
.mdp_color = MDP_COLOR_I420,
|
|
.depth = { 12 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YVU420,
|
|
.mdp_color = MDP_COLOR_YV12,
|
|
.depth = { 12 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV12,
|
|
.mdp_color = MDP_COLOR_NV12,
|
|
.depth = { 12 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV21,
|
|
.mdp_color = MDP_COLOR_NV21,
|
|
.depth = { 12 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV16,
|
|
.mdp_color = MDP_COLOR_NV16,
|
|
.depth = { 16 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV61,
|
|
.mdp_color = MDP_COLOR_NV61,
|
|
.depth = { 16 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV24,
|
|
.mdp_color = MDP_COLOR_NV24,
|
|
.depth = { 24 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV42,
|
|
.mdp_color = MDP_COLOR_NV42,
|
|
.depth = { 24 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_MT21C,
|
|
.mdp_color = MDP_COLOR_420_BLK_UFO,
|
|
.depth = { 8, 4 },
|
|
.row_depth = { 8, 8 },
|
|
.num_planes = 2,
|
|
.walign = 4,
|
|
.halign = 5,
|
|
.flags = MDP_FMT_FLAG_OUTPUT,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_MM21,
|
|
.mdp_color = MDP_COLOR_420_BLK,
|
|
.depth = { 8, 4 },
|
|
.row_depth = { 8, 8 },
|
|
.num_planes = 2,
|
|
.walign = 4,
|
|
.halign = 5,
|
|
.flags = MDP_FMT_FLAG_OUTPUT,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV12M,
|
|
.mdp_color = MDP_COLOR_NV12,
|
|
.depth = { 8, 4 },
|
|
.row_depth = { 8, 8 },
|
|
.num_planes = 2,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV21M,
|
|
.mdp_color = MDP_COLOR_NV21,
|
|
.depth = { 8, 4 },
|
|
.row_depth = { 8, 8 },
|
|
.num_planes = 2,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV16M,
|
|
.mdp_color = MDP_COLOR_NV16,
|
|
.depth = { 8, 8 },
|
|
.row_depth = { 8, 8 },
|
|
.num_planes = 2,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV61M,
|
|
.mdp_color = MDP_COLOR_NV61,
|
|
.depth = { 8, 8 },
|
|
.row_depth = { 8, 8 },
|
|
.num_planes = 2,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YUV420M,
|
|
.mdp_color = MDP_COLOR_I420,
|
|
.depth = { 8, 2, 2 },
|
|
.row_depth = { 8, 4, 4 },
|
|
.num_planes = 3,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YVU420M,
|
|
.mdp_color = MDP_COLOR_YV12,
|
|
.depth = { 8, 2, 2 },
|
|
.row_depth = { 8, 4, 4 },
|
|
.num_planes = 3,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}
|
|
};
|
|
|
|
static const struct mdp_format mt8195_formats[] = {
|
|
{
|
|
.pixelformat = V4L2_PIX_FMT_GREY,
|
|
.mdp_color = MDP_COLOR_GREY,
|
|
.depth = { 8 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_RGB565X,
|
|
.mdp_color = MDP_COLOR_BGR565,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_RGB565,
|
|
.mdp_color = MDP_COLOR_RGB565,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_RGB24,
|
|
.mdp_color = MDP_COLOR_RGB888,
|
|
.depth = { 24 },
|
|
.row_depth = { 24 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_BGR24,
|
|
.mdp_color = MDP_COLOR_BGR888,
|
|
.depth = { 24 },
|
|
.row_depth = { 24 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_ABGR32,
|
|
.mdp_color = MDP_COLOR_BGRA8888,
|
|
.depth = { 32 },
|
|
.row_depth = { 32 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_ARGB32,
|
|
.mdp_color = MDP_COLOR_ARGB8888,
|
|
.depth = { 32 },
|
|
.row_depth = { 32 },
|
|
.num_planes = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_UYVY,
|
|
.mdp_color = MDP_COLOR_UYVY,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_VYUY,
|
|
.mdp_color = MDP_COLOR_VYUY,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YUYV,
|
|
.mdp_color = MDP_COLOR_YUYV,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YVYU,
|
|
.mdp_color = MDP_COLOR_YVYU,
|
|
.depth = { 16 },
|
|
.row_depth = { 16 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YUV420,
|
|
.mdp_color = MDP_COLOR_I420,
|
|
.depth = { 12 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YVU420,
|
|
.mdp_color = MDP_COLOR_YV12,
|
|
.depth = { 12 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV12,
|
|
.mdp_color = MDP_COLOR_NV12,
|
|
.depth = { 12 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV21,
|
|
.mdp_color = MDP_COLOR_NV21,
|
|
.depth = { 12 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV16,
|
|
.mdp_color = MDP_COLOR_NV16,
|
|
.depth = { 16 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV61,
|
|
.mdp_color = MDP_COLOR_NV61,
|
|
.depth = { 16 },
|
|
.row_depth = { 8 },
|
|
.num_planes = 1,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV12M,
|
|
.mdp_color = MDP_COLOR_NV12,
|
|
.depth = { 8, 4 },
|
|
.row_depth = { 8, 8 },
|
|
.num_planes = 2,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_MM21,
|
|
.mdp_color = MDP_COLOR_420_BLK,
|
|
.depth = { 8, 4 },
|
|
.row_depth = { 8, 8 },
|
|
.num_planes = 2,
|
|
.walign = 6,
|
|
.halign = 6,
|
|
.flags = MDP_FMT_FLAG_OUTPUT,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV21M,
|
|
.mdp_color = MDP_COLOR_NV21,
|
|
.depth = { 8, 4 },
|
|
.row_depth = { 8, 8 },
|
|
.num_planes = 2,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV16M,
|
|
.mdp_color = MDP_COLOR_NV16,
|
|
.depth = { 8, 8 },
|
|
.row_depth = { 8, 8 },
|
|
.num_planes = 2,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_NV61M,
|
|
.mdp_color = MDP_COLOR_NV61,
|
|
.depth = { 8, 8 },
|
|
.row_depth = { 8, 8 },
|
|
.num_planes = 2,
|
|
.walign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YUV420M,
|
|
.mdp_color = MDP_COLOR_I420,
|
|
.depth = { 8, 2, 2 },
|
|
.row_depth = { 8, 4, 4 },
|
|
.num_planes = 3,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YVU420M,
|
|
.mdp_color = MDP_COLOR_YV12,
|
|
.depth = { 8, 2, 2 },
|
|
.row_depth = { 8, 4, 4 },
|
|
.num_planes = 3,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YUV422M,
|
|
.mdp_color = MDP_COLOR_I422,
|
|
.depth = { 8, 4, 4 },
|
|
.row_depth = { 8, 4, 4 },
|
|
.num_planes = 3,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}, {
|
|
.pixelformat = V4L2_PIX_FMT_YVU422M,
|
|
.mdp_color = MDP_COLOR_YV16,
|
|
.depth = { 8, 4, 4 },
|
|
.row_depth = { 8, 4, 4 },
|
|
.num_planes = 3,
|
|
.walign = 1,
|
|
.halign = 1,
|
|
.flags = MDP_FMT_FLAG_OUTPUT | MDP_FMT_FLAG_CAPTURE,
|
|
}
|
|
};
|
|
|
|
static const struct mdp_limit mt8183_mdp_def_limit = {
|
|
.out_limit = {
|
|
.wmin = 16,
|
|
.hmin = 16,
|
|
.wmax = 8176,
|
|
.hmax = 8176,
|
|
},
|
|
.cap_limit = {
|
|
.wmin = 2,
|
|
.hmin = 2,
|
|
.wmax = 8176,
|
|
.hmax = 8176,
|
|
},
|
|
.h_scale_up_max = 32,
|
|
.v_scale_up_max = 32,
|
|
.h_scale_down_max = 20,
|
|
.v_scale_down_max = 128,
|
|
};
|
|
|
|
static const struct mdp_limit mt8195_mdp_def_limit = {
|
|
.out_limit = {
|
|
.wmin = 64,
|
|
.hmin = 64,
|
|
.wmax = 8192,
|
|
.hmax = 8192,
|
|
},
|
|
.cap_limit = {
|
|
.wmin = 64,
|
|
.hmin = 64,
|
|
.wmax = 8192,
|
|
.hmax = 8192,
|
|
},
|
|
.h_scale_up_max = 64,
|
|
.v_scale_up_max = 64,
|
|
.h_scale_down_max = 128,
|
|
.v_scale_down_max = 128,
|
|
};
|
|
|
|
static const struct mdp_pipe_info mt8183_pipe_info[] = {
|
|
[MDP_PIPE_WPEI] = {MDP_PIPE_WPEI, MDP_MM_SUBSYS_0, 0},
|
|
[MDP_PIPE_WPEI2] = {MDP_PIPE_WPEI2, MDP_MM_SUBSYS_0, 1},
|
|
[MDP_PIPE_IMGI] = {MDP_PIPE_IMGI, MDP_MM_SUBSYS_0, 2},
|
|
[MDP_PIPE_RDMA0] = {MDP_PIPE_RDMA0, MDP_MM_SUBSYS_0, 3}
|
|
};
|
|
|
|
static const struct mdp_pipe_info mt8195_pipe_info[] = {
|
|
[MDP_PIPE_WPEI] = {MDP_PIPE_WPEI, MDP_MM_SUBSYS_0, 0},
|
|
[MDP_PIPE_WPEI2] = {MDP_PIPE_WPEI2, MDP_MM_SUBSYS_0, 1},
|
|
[MDP_PIPE_IMGI] = {MDP_PIPE_IMGI, MDP_MM_SUBSYS_0, 2},
|
|
[MDP_PIPE_RDMA0] = {MDP_PIPE_RDMA0, MDP_MM_SUBSYS_0, 3},
|
|
[MDP_PIPE_RDMA1] = {MDP_PIPE_RDMA1, MDP_MM_SUBSYS_1, 0},
|
|
[MDP_PIPE_RDMA2] = {MDP_PIPE_RDMA2, MDP_MM_SUBSYS_1, 1},
|
|
[MDP_PIPE_RDMA3] = {MDP_PIPE_RDMA3, MDP_MM_SUBSYS_1, 2},
|
|
[MDP_PIPE_SPLIT] = {MDP_PIPE_SPLIT, MDP_MM_SUBSYS_1, 3},
|
|
[MDP_PIPE_SPLIT2] = {MDP_PIPE_SPLIT2, MDP_MM_SUBSYS_1, 4},
|
|
[MDP_PIPE_VPP1_SOUT] = {MDP_PIPE_VPP1_SOUT, MDP_MM_SUBSYS_0, 4},
|
|
[MDP_PIPE_VPP0_SOUT] = {MDP_PIPE_VPP0_SOUT, MDP_MM_SUBSYS_1, 5},
|
|
};
|
|
|
|
static const struct v4l2_rect mt8195_mdp_pp_criteria = {
|
|
.width = 1920,
|
|
.height = 1080,
|
|
};
|
|
|
|
const struct mtk_mdp_driver_data mt8183_mdp_driver_data = {
|
|
.mdp_plat_id = MT8183,
|
|
.mdp_con_res = 0x14001000,
|
|
.mdp_probe_infra = mt8183_mdp_probe_infra,
|
|
.mdp_cfg = &mt8183_plat_cfg,
|
|
.mdp_mutex_table_idx = mt8183_mutex_idx,
|
|
.comp_data = mt8183_mdp_comp_data,
|
|
.comp_data_len = ARRAY_SIZE(mt8183_mdp_comp_data),
|
|
.mdp_sub_comp_dt_ids = mt8183_sub_comp_dt_ids,
|
|
.format = mt8183_formats,
|
|
.format_len = ARRAY_SIZE(mt8183_formats),
|
|
.def_limit = &mt8183_mdp_def_limit,
|
|
.pipe_info = mt8183_pipe_info,
|
|
.pipe_info_len = ARRAY_SIZE(mt8183_pipe_info),
|
|
.pp_used = MDP_PP_USED_1,
|
|
};
|
|
|
|
const struct mtk_mdp_driver_data mt8195_mdp_driver_data = {
|
|
.mdp_plat_id = MT8195,
|
|
.mdp_con_res = 0x14001000,
|
|
.mdp_probe_infra = mt8195_mdp_probe_infra,
|
|
.mdp_sub_comp_dt_ids = mt8195_sub_comp_dt_ids,
|
|
.mdp_cfg = &mt8195_plat_cfg,
|
|
.mdp_mutex_table_idx = mt8195_mutex_idx,
|
|
.comp_data = mt8195_mdp_comp_data,
|
|
.comp_data_len = ARRAY_SIZE(mt8195_mdp_comp_data),
|
|
.format = mt8195_formats,
|
|
.format_len = ARRAY_SIZE(mt8195_formats),
|
|
.def_limit = &mt8195_mdp_def_limit,
|
|
.pipe_info = mt8195_pipe_info,
|
|
.pipe_info_len = ARRAY_SIZE(mt8195_pipe_info),
|
|
.pp_criteria = &mt8195_mdp_pp_criteria,
|
|
.pp_used = MDP_PP_USED_2,
|
|
};
|
|
|
|
s32 mdp_cfg_get_id_inner(struct mdp_dev *mdp_dev, enum mtk_mdp_comp_id id)
|
|
{
|
|
if (!mdp_dev)
|
|
return MDP_COMP_NONE;
|
|
if (id <= MDP_COMP_NONE || id >= MDP_MAX_COMP_COUNT)
|
|
return MDP_COMP_NONE;
|
|
|
|
return mdp_dev->mdp_data->comp_data[id].match.inner_id;
|
|
}
|
|
|
|
enum mtk_mdp_comp_id mdp_cfg_get_id_public(struct mdp_dev *mdp_dev, s32 inner_id)
|
|
{
|
|
enum mtk_mdp_comp_id public_id = MDP_COMP_NONE;
|
|
u32 i;
|
|
|
|
if (IS_ERR(mdp_dev) || !inner_id)
|
|
goto err_public_id;
|
|
|
|
for (i = 0; i < MDP_MAX_COMP_COUNT; i++) {
|
|
if (mdp_dev->mdp_data->comp_data[i].match.inner_id == inner_id) {
|
|
public_id = i;
|
|
return public_id;
|
|
}
|
|
}
|
|
|
|
err_public_id:
|
|
return public_id;
|
|
}
|
|
|
|
bool mdp_cfg_comp_is_dummy(struct mdp_dev *mdp_dev, s32 inner_id)
|
|
{
|
|
enum mtk_mdp_comp_id id = mdp_cfg_get_id_public(mdp_dev, inner_id);
|
|
enum mdp_comp_type type = mdp_dev->mdp_data->comp_data[id].match.type;
|
|
|
|
return (type == MDP_COMP_TYPE_DUMMY);
|
|
}
|