mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-12 21:57:43 +00:00
98f44cb065
This patch adds support for new FullMAC WiFi driver for Quantenna QSR10G chipsets. QSR10G (aka Pearl) is Quantenna's 8x8, 160M, 11ac offering. QSR10G supports 2 simultaneous WMACs - one 5G and one 2G. 5G WMAC supports 160M, 8x8 configuration. FW supports up to 8 concurrent virtual interfaces on each WMAC. Patch introduces 2 new drivers: - qtnfmac.ko for interfacing with kernel wireless core - qtnfmac_pearl_pcie.ko for interfacing with hardware over PCIe interface Signed-off-by: Dmitrii Lebed <dlebed@quantenna.com> Signed-off-by: Sergei Maksimenko <smaksimenko@quantenna.com> Signed-off-by: Sergey Matyukevich <smatyukevich@quantenna.com> Signed-off-by: Bindu Therthala <btherthala@quantenna.com> Signed-off-by: Huizhao Wang <hwang@quantenna.com> Signed-off-by: Kamlesh Rath <krath@quantenna.com> Signed-off-by: Avinash Patil <avinashp@quantenna.com> Signed-off-by: Igor Mitsyanko <igor.mitsyanko.os@quantenna.com> Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
57 lines
1.6 KiB
C
57 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2015-2016 Quantenna Communications, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#ifndef _QTN_FMAC_TRANS_H_
|
|
#define _QTN_FMAC_TRANS_H_
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/skbuff.h>
|
|
#include <linux/mutex.h>
|
|
|
|
#include "qlink.h"
|
|
|
|
#define QTNF_CMD_FLAG_RESP_REQ BIT(0)
|
|
|
|
#define QTNF_MAX_CMD_BUF_SIZE 2048
|
|
#define QTNF_DEF_CMD_HROOM 4
|
|
|
|
struct qtnf_bus;
|
|
|
|
struct qtnf_cmd_ctl_node {
|
|
struct completion cmd_resp_completion;
|
|
struct sk_buff *resp_skb;
|
|
u16 seq_num;
|
|
bool waiting_for_resp;
|
|
spinlock_t resp_lock; /* lock for resp_skb & waiting_for_resp changes */
|
|
};
|
|
|
|
struct qtnf_qlink_transport {
|
|
struct qtnf_cmd_ctl_node curr_cmd;
|
|
struct sk_buff_head event_queue;
|
|
size_t event_queue_max_len;
|
|
};
|
|
|
|
void qtnf_trans_init(struct qtnf_bus *bus);
|
|
void qtnf_trans_free(struct qtnf_bus *bus);
|
|
|
|
int qtnf_trans_send_next_cmd(struct qtnf_bus *bus);
|
|
int qtnf_trans_handle_rx_ctl_packet(struct qtnf_bus *bus, struct sk_buff *skb);
|
|
int qtnf_trans_send_cmd_with_resp(struct qtnf_bus *bus,
|
|
struct sk_buff *cmd_skb,
|
|
struct sk_buff **response_skb);
|
|
|
|
#endif /* _QTN_FMAC_TRANS_H_ */
|