mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-30 08:02:30 +00:00
ceac26c642
For dealing with the code we use the SAR1 and not the SAR0. The code was correct, and now the comments too. Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Tested-by: Leigh Brown <leigh@solinno.co.uk> Link: https://lkml.kernel.org/r/1409645719-20003-5-git-send-email-gregory.clement@free-electrons.com Signed-off-by: Jason Cooper <jason@lakedaemon.net>
184 lines
4.9 KiB
C
184 lines
4.9 KiB
C
/*
|
|
* Marvell Armada 375 SoC clocks
|
|
*
|
|
* Copyright (C) 2014 Marvell
|
|
*
|
|
* Gregory CLEMENT <gregory.clement@free-electrons.com>
|
|
* Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
|
|
* Andrew Lunn <andrew@lunn.ch>
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/io.h>
|
|
#include <linux/of.h>
|
|
#include "common.h"
|
|
|
|
/*
|
|
* Core Clocks
|
|
*/
|
|
|
|
/*
|
|
* For the Armada 375 SoCs, the CPU, DDR and L2 clocks frequencies are
|
|
* all modified at the same time, and not separately as for the Armada
|
|
* 370 or the Armada XP SoCs.
|
|
*
|
|
* SAR1[21:17] : CPU frequency DDR frequency L2 frequency
|
|
* 6 = 400 MHz 400 MHz 200 MHz
|
|
* 15 = 600 MHz 600 MHz 300 MHz
|
|
* 21 = 800 MHz 534 MHz 400 MHz
|
|
* 25 = 1000 MHz 500 MHz 500 MHz
|
|
* others reserved.
|
|
*
|
|
* SAR1[22] : TCLK frequency
|
|
* 0 = 166 MHz
|
|
* 1 = 200 MHz
|
|
*/
|
|
|
|
#define SAR1_A375_TCLK_FREQ_OPT 22
|
|
#define SAR1_A375_TCLK_FREQ_OPT_MASK 0x1
|
|
#define SAR1_A375_CPU_DDR_L2_FREQ_OPT 17
|
|
#define SAR1_A375_CPU_DDR_L2_FREQ_OPT_MASK 0x1F
|
|
|
|
static const u32 armada_375_tclk_frequencies[] __initconst = {
|
|
166000000,
|
|
200000000,
|
|
};
|
|
|
|
static u32 __init armada_375_get_tclk_freq(void __iomem *sar)
|
|
{
|
|
u8 tclk_freq_select;
|
|
|
|
tclk_freq_select = ((readl(sar) >> SAR1_A375_TCLK_FREQ_OPT) &
|
|
SAR1_A375_TCLK_FREQ_OPT_MASK);
|
|
return armada_375_tclk_frequencies[tclk_freq_select];
|
|
}
|
|
|
|
|
|
static const u32 armada_375_cpu_frequencies[] __initconst = {
|
|
0, 0, 0, 0, 0, 0,
|
|
400000000,
|
|
0, 0, 0, 0, 0, 0, 0, 0,
|
|
600000000,
|
|
0, 0, 0, 0, 0,
|
|
800000000,
|
|
0, 0, 0,
|
|
1000000000,
|
|
};
|
|
|
|
static u32 __init armada_375_get_cpu_freq(void __iomem *sar)
|
|
{
|
|
u8 cpu_freq_select;
|
|
|
|
cpu_freq_select = ((readl(sar) >> SAR1_A375_CPU_DDR_L2_FREQ_OPT) &
|
|
SAR1_A375_CPU_DDR_L2_FREQ_OPT_MASK);
|
|
if (cpu_freq_select >= ARRAY_SIZE(armada_375_cpu_frequencies)) {
|
|
pr_err("Selected CPU frequency (%d) unsupported\n",
|
|
cpu_freq_select);
|
|
return 0;
|
|
} else
|
|
return armada_375_cpu_frequencies[cpu_freq_select];
|
|
}
|
|
|
|
enum { A375_CPU_TO_DDR, A375_CPU_TO_L2 };
|
|
|
|
static const struct coreclk_ratio armada_375_coreclk_ratios[] __initconst = {
|
|
{ .id = A375_CPU_TO_L2, .name = "l2clk" },
|
|
{ .id = A375_CPU_TO_DDR, .name = "ddrclk" },
|
|
};
|
|
|
|
static const int armada_375_cpu_l2_ratios[32][2] __initconst = {
|
|
{0, 1}, {0, 1}, {0, 1}, {0, 1},
|
|
{0, 1}, {0, 1}, {1, 2}, {0, 1},
|
|
{0, 1}, {0, 1}, {0, 1}, {0, 1},
|
|
{0, 1}, {0, 1}, {0, 1}, {1, 2},
|
|
{0, 1}, {0, 1}, {0, 1}, {0, 1},
|
|
{0, 1}, {1, 2}, {0, 1}, {0, 1},
|
|
{0, 1}, {1, 2}, {0, 1}, {0, 1},
|
|
{0, 1}, {0, 1}, {0, 1}, {0, 1},
|
|
};
|
|
|
|
static const int armada_375_cpu_ddr_ratios[32][2] __initconst = {
|
|
{0, 1}, {0, 1}, {0, 1}, {0, 1},
|
|
{0, 1}, {0, 1}, {1, 1}, {0, 1},
|
|
{0, 1}, {0, 1}, {0, 1}, {0, 1},
|
|
{0, 1}, {0, 1}, {0, 1}, {2, 3},
|
|
{0, 1}, {0, 1}, {0, 1}, {0, 1},
|
|
{0, 1}, {2, 3}, {0, 1}, {0, 1},
|
|
{0, 1}, {1, 2}, {0, 1}, {0, 1},
|
|
{0, 1}, {0, 1}, {0, 1}, {0, 1},
|
|
};
|
|
|
|
static void __init armada_375_get_clk_ratio(
|
|
void __iomem *sar, int id, int *mult, int *div)
|
|
{
|
|
u32 opt = ((readl(sar) >> SAR1_A375_CPU_DDR_L2_FREQ_OPT) &
|
|
SAR1_A375_CPU_DDR_L2_FREQ_OPT_MASK);
|
|
|
|
switch (id) {
|
|
case A375_CPU_TO_L2:
|
|
*mult = armada_375_cpu_l2_ratios[opt][0];
|
|
*div = armada_375_cpu_l2_ratios[opt][1];
|
|
break;
|
|
case A375_CPU_TO_DDR:
|
|
*mult = armada_375_cpu_ddr_ratios[opt][0];
|
|
*div = armada_375_cpu_ddr_ratios[opt][1];
|
|
break;
|
|
}
|
|
}
|
|
|
|
static const struct coreclk_soc_desc armada_375_coreclks = {
|
|
.get_tclk_freq = armada_375_get_tclk_freq,
|
|
.get_cpu_freq = armada_375_get_cpu_freq,
|
|
.get_clk_ratio = armada_375_get_clk_ratio,
|
|
.ratios = armada_375_coreclk_ratios,
|
|
.num_ratios = ARRAY_SIZE(armada_375_coreclk_ratios),
|
|
};
|
|
|
|
static void __init armada_375_coreclk_init(struct device_node *np)
|
|
{
|
|
mvebu_coreclk_setup(np, &armada_375_coreclks);
|
|
}
|
|
CLK_OF_DECLARE(armada_375_core_clk, "marvell,armada-375-core-clock",
|
|
armada_375_coreclk_init);
|
|
|
|
/*
|
|
* Clock Gating Control
|
|
*/
|
|
static const struct clk_gating_soc_desc armada_375_gating_desc[] __initconst = {
|
|
{ "mu", NULL, 2 },
|
|
{ "pp", NULL, 3 },
|
|
{ "ptp", NULL, 4 },
|
|
{ "pex0", NULL, 5 },
|
|
{ "pex1", NULL, 6 },
|
|
{ "audio", NULL, 8 },
|
|
{ "nd_clk", "nand", 11 },
|
|
{ "sata0_link", "sata0_core", 14 },
|
|
{ "sata0_core", NULL, 15 },
|
|
{ "usb3", NULL, 16 },
|
|
{ "sdio", NULL, 17 },
|
|
{ "usb", NULL, 18 },
|
|
{ "gop", NULL, 19 },
|
|
{ "sata1_link", "sata1_core", 20 },
|
|
{ "sata1_core", NULL, 21 },
|
|
{ "xor0", NULL, 22 },
|
|
{ "xor1", NULL, 23 },
|
|
{ "copro", NULL, 24 },
|
|
{ "tdm", NULL, 25 },
|
|
{ "crypto0_enc", NULL, 28 },
|
|
{ "crypto0_core", NULL, 29 },
|
|
{ "crypto1_enc", NULL, 30 },
|
|
{ "crypto1_core", NULL, 31 },
|
|
{ }
|
|
};
|
|
|
|
static void __init armada_375_clk_gating_init(struct device_node *np)
|
|
{
|
|
mvebu_clk_gating_setup(np, armada_375_gating_desc);
|
|
}
|
|
CLK_OF_DECLARE(armada_375_clk_gating, "marvell,armada-375-gating-clock",
|
|
armada_375_clk_gating_init);
|