mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-24 01:41:39 +00:00
![Du Huanpeng](/assets/img/avatar_default.png)
Signed-off-by: Du Huanpeng <dhu@hodcarrier.org> Link: https://lore.kernel.org/r/1633879405-11658-1-git-send-email-dhu@hodcarrier.org Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2625 lines
77 KiB
C
2625 lines
77 KiB
C
/*
|
|
* Driver for the Gemini pin controller
|
|
*
|
|
* Copyright (C) 2017 Linus Walleij <linus.walleij@linaro.org>
|
|
*
|
|
* This is a group-only pin controller.
|
|
*/
|
|
#include <linux/err.h>
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <linux/mfd/syscon.h>
|
|
#include <linux/of.h>
|
|
#include <linux/pinctrl/machine.h>
|
|
#include <linux/pinctrl/pinctrl.h>
|
|
#include <linux/pinctrl/pinmux.h>
|
|
#include <linux/pinctrl/pinconf.h>
|
|
#include <linux/pinctrl/pinconf-generic.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/regmap.h>
|
|
|
|
#include "pinctrl-utils.h"
|
|
|
|
#define DRIVER_NAME "pinctrl-gemini"
|
|
|
|
/**
|
|
* struct gemini_pin_conf - information about configuring a pin
|
|
* @pin: the pin number
|
|
* @reg: config register
|
|
* @mask: the bits affecting the configuration of the pin
|
|
*/
|
|
struct gemini_pin_conf {
|
|
unsigned int pin;
|
|
u32 reg;
|
|
u32 mask;
|
|
};
|
|
|
|
/**
|
|
* struct gemini_pmx - state holder for the gemini pin controller
|
|
* @dev: a pointer back to containing device
|
|
* @virtbase: the offset to the controller in virtual memory
|
|
* @map: regmap to access registers
|
|
* @is_3512: whether the SoC/package is the 3512 variant
|
|
* @is_3516: whether the SoC/package is the 3516 variant
|
|
* @flash_pin: whether the flash pin (extended pins for parallel
|
|
* flash) is set
|
|
* @confs: pin config information
|
|
* @nconfs: number of pin config information items
|
|
*/
|
|
struct gemini_pmx {
|
|
struct device *dev;
|
|
struct pinctrl_dev *pctl;
|
|
struct regmap *map;
|
|
bool is_3512;
|
|
bool is_3516;
|
|
bool flash_pin;
|
|
const struct gemini_pin_conf *confs;
|
|
unsigned int nconfs;
|
|
};
|
|
|
|
/**
|
|
* struct gemini_pin_group - describes a Gemini pin group
|
|
* @name: the name of this specific pin group
|
|
* @pins: an array of discrete physical pins used in this group, taken
|
|
* from the driver-local pin enumeration space
|
|
* @num_pins: the number of pins in this group array, i.e. the number of
|
|
* elements in .pins so we can iterate over that array
|
|
* @mask: bits to clear to enable this when doing pin muxing
|
|
* @value: bits to set to enable this when doing pin muxing
|
|
* @driving_mask: bitmask for the IO Pad driving register for this
|
|
* group, if it supports altering the driving strength of
|
|
* its lines.
|
|
*/
|
|
struct gemini_pin_group {
|
|
const char *name;
|
|
const unsigned int *pins;
|
|
const unsigned int num_pins;
|
|
u32 mask;
|
|
u32 value;
|
|
u32 driving_mask;
|
|
};
|
|
|
|
/* Some straight-forward control registers */
|
|
#define GLOBAL_WORD_ID 0x00
|
|
#define GLOBAL_STATUS 0x04
|
|
#define GLOBAL_STATUS_FLPIN BIT(20)
|
|
#define GLOBAL_IODRIVE 0x10
|
|
#define GLOBAL_GMAC_CTRL_SKEW 0x1c
|
|
#define GLOBAL_GMAC0_DATA_SKEW 0x20
|
|
#define GLOBAL_GMAC1_DATA_SKEW 0x24
|
|
/*
|
|
* Global Miscellaneous Control Register
|
|
* This register controls all Gemini pad/pin multiplexing
|
|
*
|
|
* It is a tricky register though:
|
|
* - For the bits named *_ENABLE, once you DISABLE something, it simply cannot
|
|
* be brought back online, so it means permanent disablement of the
|
|
* corresponding pads.
|
|
* - For the bits named *_DISABLE, once you enable something, it cannot be
|
|
* DISABLED again. So you select a flash configuration once, and then
|
|
* you are stuck with it.
|
|
*/
|
|
#define GLOBAL_MISC_CTRL 0x30
|
|
#define GEMINI_GMAC_IOSEL_MASK GENMASK(28, 27)
|
|
/* Not really used */
|
|
#define GEMINI_GMAC_IOSEL_GMAC0_GMII BIT(28)
|
|
/* Activated with GMAC1 */
|
|
#define GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII BIT(27)
|
|
/* This will be the default */
|
|
#define GEMINI_GMAC_IOSEL_GMAC0_RGMII_GMAC1_GPIO2 0
|
|
#define TVC_CLK_PAD_ENABLE BIT(20)
|
|
#define PCI_CLK_PAD_ENABLE BIT(17)
|
|
#define LPC_CLK_PAD_ENABLE BIT(16)
|
|
#define TVC_PADS_ENABLE BIT(9)
|
|
#define SSP_PADS_ENABLE BIT(8)
|
|
#define LCD_PADS_ENABLE BIT(7)
|
|
#define LPC_PADS_ENABLE BIT(6)
|
|
#define PCI_PADS_ENABLE BIT(5)
|
|
#define IDE_PADS_ENABLE BIT(4)
|
|
#define DRAM_PADS_POWERDOWN BIT(3)
|
|
#define NAND_PADS_DISABLE BIT(2)
|
|
#define PFLASH_PADS_DISABLE BIT(1)
|
|
#define SFLASH_PADS_DISABLE BIT(0)
|
|
#define PADS_MASK (GENMASK(9, 0) | BIT(16) | BIT(17) | BIT(20) | BIT(27))
|
|
#define PADS_MAXBIT 27
|
|
|
|
/* Ordered by bit index */
|
|
static const char * const gemini_padgroups[] = {
|
|
"serial flash",
|
|
"parallel flash",
|
|
"NAND flash",
|
|
"DRAM",
|
|
"IDE",
|
|
"PCI",
|
|
"LPC",
|
|
"LCD",
|
|
"SSP",
|
|
"TVC",
|
|
NULL, NULL, NULL, NULL, NULL, NULL,
|
|
"LPC CLK",
|
|
"PCI CLK",
|
|
NULL, NULL,
|
|
"TVC CLK",
|
|
NULL, NULL, NULL, NULL, NULL,
|
|
"GMAC1",
|
|
};
|
|
|
|
static const struct pinctrl_pin_desc gemini_3512_pins[] = {
|
|
/* Row A */
|
|
PINCTRL_PIN(0, "A1 VREF CTRL"),
|
|
PINCTRL_PIN(1, "A2 VCC2IO CTRL"),
|
|
PINCTRL_PIN(2, "A3 DRAM CK"),
|
|
PINCTRL_PIN(3, "A4 DRAM CK N"),
|
|
PINCTRL_PIN(4, "A5 DRAM A5"),
|
|
PINCTRL_PIN(5, "A6 DRAM CKE"),
|
|
PINCTRL_PIN(6, "A7 DRAM DQ11"),
|
|
PINCTRL_PIN(7, "A8 DRAM DQ0"),
|
|
PINCTRL_PIN(8, "A9 DRAM DQ5"),
|
|
PINCTRL_PIN(9, "A10 DRAM DQ6"),
|
|
PINCTRL_PIN(10, "A11 DRAM DRAM VREF"),
|
|
PINCTRL_PIN(11, "A12 DRAM BA1"),
|
|
PINCTRL_PIN(12, "A13 DRAM A2"),
|
|
PINCTRL_PIN(13, "A14 PCI GNT1 N"),
|
|
PINCTRL_PIN(14, "A15 PCI REQ9 N"),
|
|
PINCTRL_PIN(15, "A16 PCI REQ2 N"),
|
|
PINCTRL_PIN(16, "A17 PCI REQ3 N"),
|
|
PINCTRL_PIN(17, "A18 PCI AD31"),
|
|
/* Row B */
|
|
PINCTRL_PIN(18, "B1 VCCK CTRL"),
|
|
PINCTRL_PIN(19, "B2 PWR EN"),
|
|
PINCTRL_PIN(20, "B3 RTC CLKI"),
|
|
PINCTRL_PIN(21, "B4 DRAM A4"),
|
|
PINCTRL_PIN(22, "B5 DRAM A6"),
|
|
PINCTRL_PIN(23, "B6 DRAM A12"),
|
|
PINCTRL_PIN(24, "B7 DRAM DQS1"),
|
|
PINCTRL_PIN(25, "B8 DRAM DQ15"),
|
|
PINCTRL_PIN(26, "B9 DRAM DQ4"),
|
|
PINCTRL_PIN(27, "B10 DRAM DQS0"),
|
|
PINCTRL_PIN(28, "B11 DRAM WE N"),
|
|
PINCTRL_PIN(29, "B12 DRAM A10"),
|
|
PINCTRL_PIN(30, "B13 DRAM A3"),
|
|
PINCTRL_PIN(31, "B14 PCI GNT0 N"),
|
|
PINCTRL_PIN(32, "B15 PCI GNT3 N"),
|
|
PINCTRL_PIN(33, "B16 PCI REQ1 N"),
|
|
PINCTRL_PIN(34, "B17 PCI AD30"),
|
|
PINCTRL_PIN(35, "B18 PCI AD29"),
|
|
/* Row C */
|
|
PINCTRL_PIN(36, "C1 CIR RST N"), /* REALLY? CIR is not in 3512... */
|
|
PINCTRL_PIN(37, "C2 XTALI"),
|
|
PINCTRL_PIN(38, "C3 PWR BTN"),
|
|
PINCTRL_PIN(39, "C4 RTC CLKO"),
|
|
PINCTRL_PIN(40, "C5 DRAM A7"),
|
|
PINCTRL_PIN(41, "C6 DRAM A11"),
|
|
PINCTRL_PIN(42, "C7 DRAM DQ10"),
|
|
PINCTRL_PIN(43, "C8 DRAM DQ14"),
|
|
PINCTRL_PIN(44, "C9 DRAM DQ3"),
|
|
PINCTRL_PIN(45, "C10 DRAM DQ7"),
|
|
PINCTRL_PIN(46, "C11 DRAM CAS N"),
|
|
PINCTRL_PIN(47, "C12 DRAM A0"),
|
|
PINCTRL_PIN(48, "C13 PCI INT0 N"),
|
|
PINCTRL_PIN(49, "C14 EXT RESET N"),
|
|
PINCTRL_PIN(50, "C15 PCI GNT2 N"),
|
|
PINCTRL_PIN(51, "C16 PCI AD28"),
|
|
PINCTRL_PIN(52, "C17 PCI AD27"),
|
|
PINCTRL_PIN(53, "C18 PCI AD26"),
|
|
/* Row D */
|
|
PINCTRL_PIN(54, "D1 AVCCKHA"),
|
|
PINCTRL_PIN(55, "D2 AGNDIOHA"),
|
|
PINCTRL_PIN(56, "D3 XTALO"),
|
|
PINCTRL_PIN(57, "D4 AVCC3IOHA"),
|
|
PINCTRL_PIN(58, "D5 DRAM A8"),
|
|
PINCTRL_PIN(59, "D6 DRAM A9"),
|
|
PINCTRL_PIN(60, "D7 DRAM DQ9"),
|
|
PINCTRL_PIN(61, "D8 DRAM DQ13"),
|
|
PINCTRL_PIN(62, "D9 DRAM DQ2"),
|
|
PINCTRL_PIN(63, "D10 DRAM A13"),
|
|
PINCTRL_PIN(64, "D11 DRAM RAS N"),
|
|
PINCTRL_PIN(65, "D12 DRAM A1"),
|
|
PINCTRL_PIN(66, "D13 PCI INTC N"),
|
|
PINCTRL_PIN(67, "D14 PCI CLK"),
|
|
PINCTRL_PIN(68, "D15 PCI AD25"),
|
|
PINCTRL_PIN(69, "D16 PCI AD24"),
|
|
PINCTRL_PIN(70, "D17 PCI CBE3 N"),
|
|
PINCTRL_PIN(71, "D18 PCI AD23"),
|
|
/* Row E */
|
|
PINCTRL_PIN(72, "E1 AVCC3IOHA"),
|
|
PINCTRL_PIN(73, "E2 EBG"),
|
|
PINCTRL_PIN(74, "E3 AVCC3IOHB"),
|
|
PINCTRL_PIN(75, "E4 REXT"),
|
|
PINCTRL_PIN(76, "E5 GND"),
|
|
PINCTRL_PIN(77, "E6 DRAM DQM1"),
|
|
PINCTRL_PIN(78, "E7 DRAM DQ8"),
|
|
PINCTRL_PIN(79, "E8 DRAM DQ12"),
|
|
PINCTRL_PIN(80, "E9 DRAM DQ1"),
|
|
PINCTRL_PIN(81, "E10 DRAM DQM0"),
|
|
PINCTRL_PIN(82, "E11 DRAM BA0"),
|
|
PINCTRL_PIN(83, "E12 PCI INTA N"),
|
|
PINCTRL_PIN(84, "E13 PCI INTB N"),
|
|
PINCTRL_PIN(85, "E14 GND"),
|
|
PINCTRL_PIN(86, "E15 PCI AD22"),
|
|
PINCTRL_PIN(87, "E16 PCI AD21"),
|
|
PINCTRL_PIN(88, "E17 PCI AD20"),
|
|
PINCTRL_PIN(89, "E18 PCI AD19"),
|
|
/* Row F */
|
|
PINCTRL_PIN(90, "F1 SATA0 RXDP"),
|
|
PINCTRL_PIN(91, "F2 SATA0 RXDN"),
|
|
PINCTRL_PIN(92, "F3 AGNDK 0"),
|
|
PINCTRL_PIN(93, "F4 AVCC3 S"),
|
|
PINCTRL_PIN(94, "F5 AVCCK P"),
|
|
PINCTRL_PIN(95, "F6 GND"),
|
|
PINCTRL_PIN(96, "F7 VCC2IOHA 2"),
|
|
PINCTRL_PIN(97, "F8 VCC2IOHA 2"),
|
|
PINCTRL_PIN(98, "F9 V1"),
|
|
PINCTRL_PIN(99, "F10 V1"),
|
|
PINCTRL_PIN(100, "F11 VCC2IOHA 2"),
|
|
PINCTRL_PIN(101, "F12 VCC2IOHA 2"),
|
|
PINCTRL_PIN(102, "F13 GND"),
|
|
PINCTRL_PIN(103, "F14 PCI AD18"),
|
|
PINCTRL_PIN(104, "F15 PCI AD17"),
|
|
PINCTRL_PIN(105, "F16 PCI AD16"),
|
|
PINCTRL_PIN(106, "F17 PCI CBE2 N"),
|
|
PINCTRL_PIN(107, "F18 PCI FRAME N"),
|
|
/* Row G */
|
|
PINCTRL_PIN(108, "G1 SATA0 TXDP"),
|
|
PINCTRL_PIN(109, "G2 SATA0 TXDN"),
|
|
PINCTRL_PIN(110, "G3 AGNDK 1"),
|
|
PINCTRL_PIN(111, "G4 AVCCK 0"),
|
|
PINCTRL_PIN(112, "G5 TEST CLKOUT"),
|
|
PINCTRL_PIN(113, "G6 AGND"),
|
|
PINCTRL_PIN(114, "G7 GND"),
|
|
PINCTRL_PIN(115, "G8 VCC2IOHA 2"),
|
|
PINCTRL_PIN(116, "G9 V1"),
|
|
PINCTRL_PIN(117, "G10 V1"),
|
|
PINCTRL_PIN(118, "G11 VCC2IOHA 2"),
|
|
PINCTRL_PIN(119, "G12 GND"),
|
|
PINCTRL_PIN(120, "G13 VCC3IOHA"),
|
|
PINCTRL_PIN(121, "G14 PCI IRDY N"),
|
|
PINCTRL_PIN(122, "G15 PCI TRDY N"),
|
|
PINCTRL_PIN(123, "G16 PCI DEVSEL N"),
|
|
PINCTRL_PIN(124, "G17 PCI STOP N"),
|
|
PINCTRL_PIN(125, "G18 PCI PAR"),
|
|
/* Row H */
|
|
PINCTRL_PIN(126, "H1 SATA1 TXDP"),
|
|
PINCTRL_PIN(127, "H2 SATA1 TXDN"),
|
|
PINCTRL_PIN(128, "H3 AGNDK 2"),
|
|
PINCTRL_PIN(129, "H4 AVCCK 1"),
|
|
PINCTRL_PIN(130, "H5 AVCCK S"),
|
|
PINCTRL_PIN(131, "H6 AVCCKHB"),
|
|
PINCTRL_PIN(132, "H7 AGND"),
|
|
PINCTRL_PIN(133, "H8 GND"),
|
|
PINCTRL_PIN(134, "H9 GND"),
|
|
PINCTRL_PIN(135, "H10 GND"),
|
|
PINCTRL_PIN(136, "H11 GND"),
|
|
PINCTRL_PIN(137, "H12 VCC3IOHA"),
|
|
PINCTRL_PIN(138, "H13 VCC3IOHA"),
|
|
PINCTRL_PIN(139, "H14 PCI CBE1 N"),
|
|
PINCTRL_PIN(140, "H15 PCI AD15"),
|
|
PINCTRL_PIN(141, "H16 PCI AD14"),
|
|
PINCTRL_PIN(142, "H17 PCI AD13"),
|
|
PINCTRL_PIN(143, "H18 PCI AD12"),
|
|
/* Row J (for some reason I is skipped) */
|
|
PINCTRL_PIN(144, "J1 SATA1 RXDP"),
|
|
PINCTRL_PIN(145, "J2 SATA1 RXDN"),
|
|
PINCTRL_PIN(146, "J3 AGNDK 3"),
|
|
PINCTRL_PIN(147, "J4 AVCCK 2"),
|
|
PINCTRL_PIN(148, "J5 IDE DA1"),
|
|
PINCTRL_PIN(149, "J6 V1"),
|
|
PINCTRL_PIN(150, "J7 V1"),
|
|
PINCTRL_PIN(151, "J8 GND"),
|
|
PINCTRL_PIN(152, "J9 GND"),
|
|
PINCTRL_PIN(153, "J10 GND"),
|
|
PINCTRL_PIN(154, "J11 GND"),
|
|
PINCTRL_PIN(155, "J12 V1"),
|
|
PINCTRL_PIN(156, "J13 V1"),
|
|
PINCTRL_PIN(157, "J14 PCI AD11"),
|
|
PINCTRL_PIN(158, "J15 PCI AD10"),
|
|
PINCTRL_PIN(159, "J16 PCI AD9"),
|
|
PINCTRL_PIN(160, "J17 PCI AD8"),
|
|
PINCTRL_PIN(161, "J18 PCI CBE0 N"),
|
|
/* Row K */
|
|
PINCTRL_PIN(162, "K1 IDE CS1 N"),
|
|
PINCTRL_PIN(163, "K2 IDE CS0 N"),
|
|
PINCTRL_PIN(164, "K3 AVCCK 3"),
|
|
PINCTRL_PIN(165, "K4 IDE DA2"),
|
|
PINCTRL_PIN(166, "K5 IDE DA0"),
|
|
PINCTRL_PIN(167, "K6 V1"),
|
|
PINCTRL_PIN(168, "K7 V1"),
|
|
PINCTRL_PIN(169, "K8 GND"),
|
|
PINCTRL_PIN(170, "K9 GND"),
|
|
PINCTRL_PIN(171, "K10 GND"),
|
|
PINCTRL_PIN(172, "K11 GND"),
|
|
PINCTRL_PIN(173, "K12 V1"),
|
|
PINCTRL_PIN(174, "K13 V1"),
|
|
PINCTRL_PIN(175, "K14 PCI AD3"),
|
|
PINCTRL_PIN(176, "K15 PCI AD4"),
|
|
PINCTRL_PIN(177, "K16 PCI AD5"),
|
|
PINCTRL_PIN(178, "K17 PCI AD6"),
|
|
PINCTRL_PIN(179, "K18 PCI AD7"),
|
|
/* Row L */
|
|
PINCTRL_PIN(180, "L1 IDE INTRQ"),
|
|
PINCTRL_PIN(181, "L2 IDE DMACK N"),
|
|
PINCTRL_PIN(182, "L3 IDE IORDY"),
|
|
PINCTRL_PIN(183, "L4 IDE DIOR N"),
|
|
PINCTRL_PIN(184, "L5 IDE DIOW N"),
|
|
PINCTRL_PIN(185, "L6 VCC3IOHA"),
|
|
PINCTRL_PIN(186, "L7 VCC3IOHA"),
|
|
PINCTRL_PIN(187, "L8 GND"),
|
|
PINCTRL_PIN(188, "L9 GND"),
|
|
PINCTRL_PIN(189, "L10 GND"),
|
|
PINCTRL_PIN(190, "L11 GND"),
|
|
PINCTRL_PIN(191, "L12 VCC3IOHA"),
|
|
PINCTRL_PIN(192, "L13 VCC3IOHA"),
|
|
PINCTRL_PIN(193, "L14 GPIO0 30"),
|
|
PINCTRL_PIN(194, "L15 GPIO0 31"),
|
|
PINCTRL_PIN(195, "L16 PCI AD0"),
|
|
PINCTRL_PIN(196, "L17 PCI AD1"),
|
|
PINCTRL_PIN(197, "L18 PCI AD2"),
|
|
/* Row M */
|
|
PINCTRL_PIN(198, "M1 IDE DMARQ"),
|
|
PINCTRL_PIN(199, "M2 IDE DD15"),
|
|
PINCTRL_PIN(200, "M3 IDE DD0"),
|
|
PINCTRL_PIN(201, "M4 IDE DD14"),
|
|
PINCTRL_PIN(202, "M5 IDE DD1"),
|
|
PINCTRL_PIN(203, "M6 VCC3IOHA"),
|
|
PINCTRL_PIN(204, "M7 GND"),
|
|
PINCTRL_PIN(205, "M8 VCC2IOHA 1"),
|
|
PINCTRL_PIN(206, "M9 V1"),
|
|
PINCTRL_PIN(207, "M10 V1"),
|
|
PINCTRL_PIN(208, "M11 VCC3IOHA"),
|
|
PINCTRL_PIN(209, "M12 GND"),
|
|
PINCTRL_PIN(210, "M13 VCC3IOHA"),
|
|
PINCTRL_PIN(211, "M14 GPIO0 25"),
|
|
PINCTRL_PIN(212, "M15 GPIO0 26"),
|
|
PINCTRL_PIN(213, "M16 GPIO0 27"),
|
|
PINCTRL_PIN(214, "M17 GPIO0 28"),
|
|
PINCTRL_PIN(215, "M18 GPIO0 29"),
|
|
/* Row N */
|
|
PINCTRL_PIN(216, "N1 IDE DD13"),
|
|
PINCTRL_PIN(217, "N2 IDE DD2"),
|
|
PINCTRL_PIN(218, "N3 IDE DD12"),
|
|
PINCTRL_PIN(219, "N4 IDE DD3"),
|
|
PINCTRL_PIN(220, "N5 IDE DD11"),
|
|
PINCTRL_PIN(221, "N6 GND"),
|
|
PINCTRL_PIN(222, "N7 VCC2IOHA 1"),
|
|
PINCTRL_PIN(223, "N8 VCC2IOHA 1"),
|
|
PINCTRL_PIN(224, "N9 V1"),
|
|
PINCTRL_PIN(225, "N10 V1"),
|
|
PINCTRL_PIN(226, "N11 VCC3IOHA"),
|
|
PINCTRL_PIN(227, "N12 VCC3IOHA"),
|
|
PINCTRL_PIN(228, "N13 GND"),
|
|
PINCTRL_PIN(229, "N14 GPIO0 20"),
|
|
PINCTRL_PIN(230, "N15 GPIO0 21"),
|
|
PINCTRL_PIN(231, "N16 GPIO0 22"),
|
|
PINCTRL_PIN(232, "N17 GPIO0 23"),
|
|
PINCTRL_PIN(233, "N18 GPIO0 24"),
|
|
/* Row P (for some reason O is skipped) */
|
|
PINCTRL_PIN(234, "P1 IDE DD4"),
|
|
PINCTRL_PIN(235, "P2 IDE DD10"),
|
|
PINCTRL_PIN(236, "P3 IDE DD5"),
|
|
PINCTRL_PIN(237, "P4 IDE DD9"),
|
|
PINCTRL_PIN(238, "P5 GND"),
|
|
PINCTRL_PIN(239, "P6 USB XSCO"),
|
|
PINCTRL_PIN(240, "P7 GMAC0 TXD3"),
|
|
PINCTRL_PIN(241, "P8 GMAC0 TXEN"),
|
|
PINCTRL_PIN(242, "P9 GMAC0 RXD2"),
|
|
PINCTRL_PIN(243, "P10 GMAC1 TXC"),
|
|
PINCTRL_PIN(244, "P11 GMAC1 RXD1"),
|
|
PINCTRL_PIN(245, "P12 MODE SEL 1"),
|
|
PINCTRL_PIN(246, "P13 GPIO1 28"),
|
|
PINCTRL_PIN(247, "P14 GND"),
|
|
PINCTRL_PIN(248, "P15 GPIO0 5"),
|
|
PINCTRL_PIN(249, "P16 GPIO0 17"),
|
|
PINCTRL_PIN(250, "P17 GPIO0 18"),
|
|
PINCTRL_PIN(251, "P18 GPIO0 19"),
|
|
/* Row R (for some reason Q is skipped) */
|
|
PINCTRL_PIN(252, "R1 IDE DD6"),
|
|
PINCTRL_PIN(253, "R2 IDE DD8"),
|
|
PINCTRL_PIN(254, "R3 IDE DD7"),
|
|
PINCTRL_PIN(255, "R4 IDE RESET N"),
|
|
PINCTRL_PIN(256, "R5 ICE0 DBGACK"),
|
|
PINCTRL_PIN(257, "R6 USB XSCI"),
|
|
PINCTRL_PIN(258, "R7 GMAC0 TXD2"),
|
|
PINCTRL_PIN(259, "R8 GMAC0 RXDV"),
|
|
PINCTRL_PIN(260, "R9 GMAC0 RXD3"),
|
|
PINCTRL_PIN(261, "R10 GMAC1 TXD0"),
|
|
PINCTRL_PIN(262, "R11 GMAC1 RXD0"),
|
|
PINCTRL_PIN(263, "R12 MODE SEL 0"),
|
|
PINCTRL_PIN(264, "R13 MODE SEL 3"),
|
|
PINCTRL_PIN(265, "R14 GPIO0 0"),
|
|
PINCTRL_PIN(266, "R15 GPIO0 4"),
|
|
PINCTRL_PIN(267, "R16 GPIO0 9"),
|
|
PINCTRL_PIN(268, "R17 GPIO0 15"),
|
|
PINCTRL_PIN(269, "R18 GPIO0 16"),
|
|
/* Row T (for some reason S is skipped) */
|
|
PINCTRL_PIN(270, "T1 ICE0 DBGRQ"),
|
|
PINCTRL_PIN(271, "T2 ICE0 IDO"),
|
|
PINCTRL_PIN(272, "T3 ICE0 ICK"),
|
|
PINCTRL_PIN(273, "T4 ICE0 IMS"),
|
|
PINCTRL_PIN(274, "T5 ICE0 IDI"),
|
|
PINCTRL_PIN(275, "T6 USB RREF"),
|
|
PINCTRL_PIN(276, "T7 GMAC0 TXD1"),
|
|
PINCTRL_PIN(277, "T8 GMAC0 RXC"),
|
|
PINCTRL_PIN(278, "T9 GMAC0 CRS"),
|
|
PINCTRL_PIN(279, "T10 GMAC1 TXD1"),
|
|
PINCTRL_PIN(280, "T11 GMAC1 RXC"),
|
|
PINCTRL_PIN(281, "T12 GMAC1 CRS"),
|
|
PINCTRL_PIN(282, "T13 EXT CLK"),
|
|
PINCTRL_PIN(283, "T14 GPIO1 31"),
|
|
PINCTRL_PIN(284, "T15 GPIO0 3"),
|
|
PINCTRL_PIN(285, "T16 GPIO0 8"),
|
|
PINCTRL_PIN(286, "T17 GPIO0 12"),
|
|
PINCTRL_PIN(287, "T18 GPIO0 14"),
|
|
/* Row U */
|
|
PINCTRL_PIN(288, "U1 ICE0 IRST N"),
|
|
PINCTRL_PIN(289, "U2 USB0 VCCHSRT"),
|
|
PINCTRL_PIN(290, "U3 USB0 DP"),
|
|
PINCTRL_PIN(291, "U4 USB VCCA U20"),
|
|
PINCTRL_PIN(292, "U5 USB1 DP"),
|
|
PINCTRL_PIN(293, "U6 USB1 GNDHSRT 1"),
|
|
PINCTRL_PIN(294, "U7 GMAC0 TXD0"),
|
|
PINCTRL_PIN(295, "U8 GMAC0 RXD0"),
|
|
PINCTRL_PIN(296, "U9 GMAC1 COL"),
|
|
PINCTRL_PIN(297, "U10 GMAC1 TXD2"),
|
|
PINCTRL_PIN(298, "U11 GMAC1 RXDV"),
|
|
PINCTRL_PIN(299, "U12 GMAC1 RXD3"),
|
|
PINCTRL_PIN(300, "U13 MODE SEL 2"),
|
|
PINCTRL_PIN(301, "U14 GPIO1 30"),
|
|
PINCTRL_PIN(302, "U15 GPIO0 2"),
|
|
PINCTRL_PIN(303, "U16 GPIO0 7"),
|
|
PINCTRL_PIN(304, "U17 GPIO0 11"),
|
|
PINCTRL_PIN(305, "U18 GPIO0 13"),
|
|
/* Row V */
|
|
PINCTRL_PIN(306, "V1 USB0 GNDHSRT"),
|
|
PINCTRL_PIN(307, "V2 USB0 DM"),
|
|
PINCTRL_PIN(308, "V3 USB GNDA U20"),
|
|
PINCTRL_PIN(309, "V4 USB1 DM"),
|
|
PINCTRL_PIN(310, "V5 USB1 VCCHSRT1"),
|
|
PINCTRL_PIN(311, "V6 GMAC0 COL"),
|
|
PINCTRL_PIN(312, "V7 GMAC0 TXC"),
|
|
PINCTRL_PIN(313, "V8 GMAC0 RXD1"),
|
|
PINCTRL_PIN(314, "V9 REF CLK"),
|
|
PINCTRL_PIN(315, "V10 GMAC1 TXD3"),
|
|
PINCTRL_PIN(316, "V11 GMAC1 TXEN"),
|
|
PINCTRL_PIN(317, "V12 GMAC1 RXD2"),
|
|
PINCTRL_PIN(318, "V13 M30 CLK"),
|
|
PINCTRL_PIN(319, "V14 GPIO1 29"),
|
|
PINCTRL_PIN(320, "V15 GPIO0 1"),
|
|
PINCTRL_PIN(321, "V16 GPIO0 6"),
|
|
PINCTRL_PIN(322, "V17 GPIO0 10"),
|
|
PINCTRL_PIN(323, "V18 SYS RESET N"),
|
|
};
|
|
|
|
|
|
/* Digital ground */
|
|
static const unsigned int gnd_3512_pins[] = {
|
|
76, 85, 95, 102, 114, 119, 133, 134, 135, 136, 151, 152, 153, 154, 169,
|
|
170, 171, 172, 187, 188, 189, 190, 204, 209, 221, 228, 238, 247
|
|
};
|
|
|
|
static const unsigned int dram_3512_pins[] = {
|
|
2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 21, 22, 23, 24, 25, 26, 27, 28, 29,
|
|
30, 40, 41, 42, 43, 44, 45, 46, 47, 58, 59, 60, 61, 62, 63, 64, 65, 77,
|
|
78, 79, 80, 81, 82
|
|
};
|
|
|
|
static const unsigned int rtc_3512_pins[] = { 57, 20, 39 };
|
|
|
|
static const unsigned int power_3512_pins[] = { 19, 38, 36, 55, 37, 56, 54, 72 };
|
|
|
|
static const unsigned int system_3512_pins[] = {
|
|
318, 264, 300, 245, 263, 282, 314, 323, 49,
|
|
};
|
|
|
|
static const unsigned int vcontrol_3512_pins[] = { 18, 0, 1 };
|
|
|
|
static const unsigned int ice_3512_pins[] = { 256, 270, 271, 272, 273, 274, 288 };
|
|
|
|
static const unsigned int ide_3512_pins[] = {
|
|
162, 163, 165, 166, 148, 180, 181, 182, 183, 184, 198, 199, 200, 201, 202,
|
|
216, 217, 218, 219, 220, 234, 235, 236, 237, 252, 253, 254, 255
|
|
};
|
|
|
|
static const unsigned int sata_3512_pins[] = {
|
|
75, 74, 73, 93, 94, 131, 112, 130, 92, 91, 90, 111, 110, 109, 108, 129,
|
|
128, 127, 126, 147, 146, 145, 144, 164
|
|
};
|
|
|
|
static const unsigned int usb_3512_pins[] = {
|
|
306, 289, 307, 290, 239, 257, 275, 308, 291, 309, 292, 310, 293
|
|
};
|
|
|
|
/* GMII, ethernet pins */
|
|
static const unsigned int gmii_gmac0_3512_pins[] = {
|
|
240, 241, 242, 258, 259, 260, 276, 277, 278, 294, 295, 311, 312, 313
|
|
};
|
|
|
|
static const unsigned int gmii_gmac1_3512_pins[] = {
|
|
243, 244, 261, 262, 279, 280, 281, 296, 297, 298, 299, 315, 316, 317
|
|
};
|
|
|
|
static const unsigned int pci_3512_pins[] = {
|
|
13, 14, 15, 16, 17, 31, 32, 33, 34, 35, 48, 50, 51, 52, 53, 66, 67, 68, 69,
|
|
70, 71, 83, 84, 86, 87, 88, 89, 103, 104, 105, 106, 107, 121, 122, 123,
|
|
124, 125, 139, 140, 141, 142, 143, 157, 158, 159, 160, 161, 175, 176, 177,
|
|
178, 179, 195, 196, 197
|
|
};
|
|
|
|
/*
|
|
* Apparently the LPC interface is using the PCICLK for the clocking so
|
|
* PCI needs to be active at the same time.
|
|
*/
|
|
static const unsigned int lpc_3512_pins[] = {
|
|
285, /* LPC_LAD[0] */
|
|
304, /* LPC_SERIRQ */
|
|
286, /* LPC_LAD[2] */
|
|
305, /* LPC_LFRAME# */
|
|
287, /* LPC_LAD[3] */
|
|
268, /* LPC_LAD[1] */
|
|
};
|
|
|
|
/* Character LCD */
|
|
static const unsigned int lcd_3512_pins[] = {
|
|
262, 244, 317, 299, 246, 319, 301, 283, 269, 233, 211
|
|
};
|
|
|
|
static const unsigned int ssp_3512_pins[] = {
|
|
285, /* SSP_97RST# SSP AC97 Reset, active low */
|
|
304, /* SSP_FSC */
|
|
286, /* SSP_ECLK */
|
|
305, /* SSP_TXD */
|
|
287, /* SSP_RXD */
|
|
268, /* SSP_SCLK */
|
|
};
|
|
|
|
static const unsigned int uart_rxtx_3512_pins[] = {
|
|
267, /* UART_SIN serial input, RX */
|
|
322, /* UART_SOUT serial output, TX */
|
|
};
|
|
|
|
static const unsigned int uart_modem_3512_pins[] = {
|
|
285, /* UART_NDCD DCD carrier detect */
|
|
304, /* UART_NDTR DTR data terminal ready */
|
|
286, /* UART_NDSR DSR data set ready */
|
|
305, /* UART_NRTS RTS request to send */
|
|
287, /* UART_NCTS CTS clear to send */
|
|
268, /* UART_NRI RI ring indicator */
|
|
};
|
|
|
|
static const unsigned int tvc_3512_pins[] = {
|
|
246, /* TVC_DATA[0] */
|
|
319, /* TVC_DATA[1] */
|
|
301, /* TVC_DATA[2] */
|
|
283, /* TVC_DATA[3] */
|
|
320, /* TVC_DATA[4] */
|
|
302, /* TVC_DATA[5] */
|
|
284, /* TVC_DATA[6] */
|
|
266, /* TVC_DATA[7] */
|
|
};
|
|
|
|
static const unsigned int tvc_clk_3512_pins[] = {
|
|
265, /* TVC_CLK */
|
|
};
|
|
|
|
/* NAND flash pins */
|
|
static const unsigned int nflash_3512_pins[] = {
|
|
199, 200, 201, 202, 216, 217, 218, 219, 220, 234, 235, 236, 237, 252,
|
|
253, 254, 249, 250, 232, 233, 211, 193, 194
|
|
};
|
|
|
|
/* Parallel (NOR) flash pins, D[0-15], A[16-25], CE0, CE1, RB, WE, OE, ALE */
|
|
static const unsigned int pflash_3512_pins[] = {
|
|
162, 163, 165, 166, 148, 199, 200, 201, 202, 216, 217, 218, 219, 220,
|
|
234, 235, 236, 237, 252, 253, 254, 251, 229, 232, 233, 211, 212, 213,
|
|
214, 215, 193, 194
|
|
};
|
|
|
|
/*
|
|
* The parallel flash can be set up in a 26-bit address bus mode exposing
|
|
* A[0-15] (A[15] takes the place of ALE), but it has the
|
|
* side effect of stealing pins from GMAC1 and TVC so these blocks cannot be
|
|
* used at the same time.
|
|
*/
|
|
static const unsigned int pflash_3512_pins_extended[] = {
|
|
162, 163, 165, 166, 148, 199, 200, 201, 202, 216, 217, 218, 219, 220,
|
|
234, 235, 236, 237, 252, 253, 254, 251, 229, 232, 233, 211, 212, 213,
|
|
214, 215, 193, 194,
|
|
/* The extra pins */
|
|
296, 315, 297, 279, 261, 243, 316, 298, 280, 262, 244, 317, 299, 281,
|
|
265,
|
|
};
|
|
|
|
/* Serial flash pins CE0, CE1, DI, DO, CK */
|
|
static const unsigned int sflash_3512_pins[] = { 230, 231, 232, 233, 211 };
|
|
|
|
/* The GPIO0A (0) pin overlap with TVC CLK and extended parallel flash */
|
|
static const unsigned int gpio0a_3512_pins[] = { 265 };
|
|
|
|
/* The GPIO0B (1-4) pins overlap with TVC and ICE */
|
|
static const unsigned int gpio0b_3512_pins[] = { 320, 302, 284, 266 };
|
|
|
|
/* The GPIO0C (5-7) pins overlap with ICE */
|
|
static const unsigned int gpio0c_3512_pins[] = { 248, 321, 303 };
|
|
|
|
/* The GPIO0D (9,10) pins overlap with UART RX/TX */
|
|
static const unsigned int gpio0d_3512_pins[] = { 267, 322 };
|
|
|
|
/* The GPIO0E (8,11-15) pins overlap with LPC, UART modem pins, SSP */
|
|
static const unsigned int gpio0e_3512_pins[] = { 285, 304, 286, 305, 287, 268 };
|
|
|
|
/* The GPIO0F (16) pins overlap with LCD */
|
|
static const unsigned int gpio0f_3512_pins[] = { 269 };
|
|
|
|
/* The GPIO0G (17,18) pins overlap with NAND flash CE0, CE1 */
|
|
static const unsigned int gpio0g_3512_pins[] = { 249, 250 };
|
|
|
|
/* The GPIO0H (19,20) pins overlap with parallel flash CE0, CE1 */
|
|
static const unsigned int gpio0h_3512_pins[] = { 251, 229 };
|
|
|
|
/* The GPIO0I (21,22) pins overlap with serial flash CE0, CE1 */
|
|
static const unsigned int gpio0i_3512_pins[] = { 230, 231 };
|
|
|
|
/* The GPIO0J (23) pins overlap with all flash */
|
|
static const unsigned int gpio0j_3512_pins[] = { 232 };
|
|
|
|
/* The GPIO0K (24,25) pins overlap with all flash and LCD */
|
|
static const unsigned int gpio0k_3512_pins[] = { 233, 211 };
|
|
|
|
/* The GPIO0L (26-29) pins overlap with parallel flash */
|
|
static const unsigned int gpio0l_3512_pins[] = { 212, 213, 214, 215 };
|
|
|
|
/* The GPIO0M (30,31) pins overlap with parallel flash and NAND flash */
|
|
static const unsigned int gpio0m_3512_pins[] = { 193, 194 };
|
|
|
|
/* The GPIO1A (0-4) pins that overlap with IDE and parallel flash */
|
|
static const unsigned int gpio1a_3512_pins[] = { 162, 163, 165, 166, 148 };
|
|
|
|
/* The GPIO1B (5-10, 27) pins overlap with just IDE */
|
|
static const unsigned int gpio1b_3512_pins[] = {
|
|
180, 181, 182, 183, 184, 198, 255
|
|
};
|
|
|
|
/* The GPIO1C (11-26) pins overlap with IDE, parallel flash and NAND flash */
|
|
static const unsigned int gpio1c_3512_pins[] = {
|
|
199, 200, 201, 202, 216, 217, 218, 219, 220, 234, 235, 236, 237,
|
|
252, 253, 254
|
|
};
|
|
|
|
/* The GPIO1D (28-31) pins overlap with LCD and TVC */
|
|
static const unsigned int gpio1d_3512_pins[] = { 246, 319, 301, 283 };
|
|
|
|
/* The GPIO2A (0-3) pins overlap with GMII GMAC1 and extended parallel flash */
|
|
static const unsigned int gpio2a_3512_pins[] = { 315, 297, 279, 261 };
|
|
|
|
/* The GPIO2B (4-7) pins overlap with GMII GMAC1, extended parallel flash and LCD */
|
|
static const unsigned int gpio2b_3512_pins[] = { 262, 244, 317, 299 };
|
|
|
|
/* The GPIO2C (8-31) pins overlap with PCI */
|
|
static const unsigned int gpio2c_3512_pins[] = {
|
|
17, 34, 35, 51, 52, 53, 68, 69, 71, 86, 87, 88, 89, 103, 104, 105,
|
|
140, 141, 142, 143, 157, 158, 159, 160
|
|
};
|
|
|
|
/* Groups for the 3512 SoC/package */
|
|
static const struct gemini_pin_group gemini_3512_pin_groups[] = {
|
|
{
|
|
.name = "gndgrp",
|
|
.pins = gnd_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gnd_3512_pins),
|
|
},
|
|
{
|
|
.name = "dramgrp",
|
|
.pins = dram_3512_pins,
|
|
.num_pins = ARRAY_SIZE(dram_3512_pins),
|
|
.mask = DRAM_PADS_POWERDOWN,
|
|
},
|
|
{
|
|
.name = "rtcgrp",
|
|
.pins = rtc_3512_pins,
|
|
.num_pins = ARRAY_SIZE(rtc_3512_pins),
|
|
},
|
|
{
|
|
.name = "powergrp",
|
|
.pins = power_3512_pins,
|
|
.num_pins = ARRAY_SIZE(power_3512_pins),
|
|
},
|
|
{
|
|
.name = "systemgrp",
|
|
.pins = system_3512_pins,
|
|
.num_pins = ARRAY_SIZE(system_3512_pins),
|
|
},
|
|
{
|
|
.name = "vcontrolgrp",
|
|
.pins = vcontrol_3512_pins,
|
|
.num_pins = ARRAY_SIZE(vcontrol_3512_pins),
|
|
},
|
|
{
|
|
.name = "icegrp",
|
|
.pins = ice_3512_pins,
|
|
.num_pins = ARRAY_SIZE(ice_3512_pins),
|
|
/* Conflict with some GPIO groups */
|
|
},
|
|
{
|
|
.name = "idegrp",
|
|
.pins = ide_3512_pins,
|
|
.num_pins = ARRAY_SIZE(ide_3512_pins),
|
|
/* Conflict with all flash usage */
|
|
.value = IDE_PADS_ENABLE | NAND_PADS_DISABLE |
|
|
PFLASH_PADS_DISABLE | SFLASH_PADS_DISABLE,
|
|
.driving_mask = GENMASK(21, 20),
|
|
},
|
|
{
|
|
.name = "satagrp",
|
|
.pins = sata_3512_pins,
|
|
.num_pins = ARRAY_SIZE(sata_3512_pins),
|
|
},
|
|
{
|
|
.name = "usbgrp",
|
|
.pins = usb_3512_pins,
|
|
.num_pins = ARRAY_SIZE(usb_3512_pins),
|
|
},
|
|
{
|
|
.name = "gmii_gmac0_grp",
|
|
.pins = gmii_gmac0_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gmii_gmac0_3512_pins),
|
|
.driving_mask = GENMASK(17, 16),
|
|
},
|
|
{
|
|
.name = "gmii_gmac1_grp",
|
|
.pins = gmii_gmac1_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gmii_gmac1_3512_pins),
|
|
/* Bring out RGMII on the GMAC1 pins */
|
|
.value = GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,
|
|
.driving_mask = GENMASK(19, 18),
|
|
},
|
|
{
|
|
.name = "pcigrp",
|
|
.pins = pci_3512_pins,
|
|
.num_pins = ARRAY_SIZE(pci_3512_pins),
|
|
/* Conflict only with GPIO2 */
|
|
.value = PCI_PADS_ENABLE | PCI_CLK_PAD_ENABLE,
|
|
.driving_mask = GENMASK(23, 22),
|
|
},
|
|
{
|
|
.name = "lpcgrp",
|
|
.pins = lpc_3512_pins,
|
|
.num_pins = ARRAY_SIZE(lpc_3512_pins),
|
|
/* Conflict with SSP and UART modem pins */
|
|
.mask = SSP_PADS_ENABLE,
|
|
.value = LPC_PADS_ENABLE | LPC_CLK_PAD_ENABLE,
|
|
},
|
|
{
|
|
.name = "lcdgrp",
|
|
.pins = lcd_3512_pins,
|
|
.num_pins = ARRAY_SIZE(lcd_3512_pins),
|
|
/* Conflict with TVC and ICE */
|
|
.mask = TVC_PADS_ENABLE,
|
|
.value = LCD_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "sspgrp",
|
|
.pins = ssp_3512_pins,
|
|
.num_pins = ARRAY_SIZE(ssp_3512_pins),
|
|
/* Conflict with LPC and UART modem pins */
|
|
.mask = LPC_PADS_ENABLE,
|
|
.value = SSP_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "uartrxtxgrp",
|
|
.pins = uart_rxtx_3512_pins,
|
|
.num_pins = ARRAY_SIZE(uart_rxtx_3512_pins),
|
|
/* No conflicts except GPIO */
|
|
},
|
|
{
|
|
.name = "uartmodemgrp",
|
|
.pins = uart_modem_3512_pins,
|
|
.num_pins = ARRAY_SIZE(uart_modem_3512_pins),
|
|
/*
|
|
* Conflict with LPC and SSP,
|
|
* so when those are both disabled, modem UART can thrive.
|
|
*/
|
|
.mask = LPC_PADS_ENABLE | SSP_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "tvcgrp",
|
|
.pins = tvc_3512_pins,
|
|
.num_pins = ARRAY_SIZE(tvc_3512_pins),
|
|
/* Conflict with character LCD and ICE */
|
|
.mask = LCD_PADS_ENABLE,
|
|
.value = TVC_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "tvcclkgrp",
|
|
.pins = tvc_clk_3512_pins,
|
|
.num_pins = ARRAY_SIZE(tvc_clk_3512_pins),
|
|
.value = TVC_CLK_PAD_ENABLE,
|
|
},
|
|
/*
|
|
* The construction is done such that it is possible to use a serial
|
|
* flash together with a NAND or parallel (NOR) flash, but it is not
|
|
* possible to use NAND and parallel flash together. To use serial
|
|
* flash with one of the two others, the muxbits need to be flipped
|
|
* around before any access.
|
|
*/
|
|
{
|
|
.name = "nflashgrp",
|
|
.pins = nflash_3512_pins,
|
|
.num_pins = ARRAY_SIZE(nflash_3512_pins),
|
|
/* Conflict with IDE, parallel and serial flash */
|
|
.mask = NAND_PADS_DISABLE | IDE_PADS_ENABLE,
|
|
.value = PFLASH_PADS_DISABLE | SFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "pflashgrp",
|
|
.pins = pflash_3512_pins,
|
|
.num_pins = ARRAY_SIZE(pflash_3512_pins),
|
|
/* Conflict with IDE, NAND and serial flash */
|
|
.mask = PFLASH_PADS_DISABLE | IDE_PADS_ENABLE,
|
|
.value = NAND_PADS_DISABLE | SFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "sflashgrp",
|
|
.pins = sflash_3512_pins,
|
|
.num_pins = ARRAY_SIZE(sflash_3512_pins),
|
|
/* Conflict with IDE, NAND and parallel flash */
|
|
.mask = SFLASH_PADS_DISABLE | IDE_PADS_ENABLE,
|
|
.value = NAND_PADS_DISABLE | PFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0agrp",
|
|
.pins = gpio0a_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0a_3512_pins),
|
|
/* Conflict with TVC CLK */
|
|
.mask = TVC_CLK_PAD_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio0bgrp",
|
|
.pins = gpio0b_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0b_3512_pins),
|
|
/* Conflict with TVC and ICE */
|
|
.mask = TVC_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio0cgrp",
|
|
.pins = gpio0c_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0c_3512_pins),
|
|
/* Conflict with ICE */
|
|
},
|
|
{
|
|
.name = "gpio0dgrp",
|
|
.pins = gpio0d_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0d_3512_pins),
|
|
/* Conflict with UART RX/TX */
|
|
},
|
|
{
|
|
.name = "gpio0egrp",
|
|
.pins = gpio0e_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0e_3512_pins),
|
|
/* Conflict with LPC, UART modem pins, SSP */
|
|
.mask = LPC_PADS_ENABLE | SSP_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio0fgrp",
|
|
.pins = gpio0f_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0f_3512_pins),
|
|
/* Conflict with LCD */
|
|
.mask = LCD_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio0ggrp",
|
|
.pins = gpio0g_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0g_3512_pins),
|
|
/* Conflict with NAND flash */
|
|
.value = NAND_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0hgrp",
|
|
.pins = gpio0h_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0h_3512_pins),
|
|
/* Conflict with parallel flash */
|
|
.value = PFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0igrp",
|
|
.pins = gpio0i_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0i_3512_pins),
|
|
/* Conflict with serial flash */
|
|
.value = SFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0jgrp",
|
|
.pins = gpio0j_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0j_3512_pins),
|
|
/* Conflict with all flash */
|
|
.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE |
|
|
SFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0kgrp",
|
|
.pins = gpio0k_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0k_3512_pins),
|
|
/* Conflict with all flash and LCD */
|
|
.mask = LCD_PADS_ENABLE,
|
|
.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE |
|
|
SFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0lgrp",
|
|
.pins = gpio0l_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0l_3512_pins),
|
|
/* Conflict with parallel flash */
|
|
.value = PFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0mgrp",
|
|
.pins = gpio0m_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0m_3512_pins),
|
|
/* Conflict with parallel and NAND flash */
|
|
.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio1agrp",
|
|
.pins = gpio1a_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio1a_3512_pins),
|
|
/* Conflict with IDE and parallel flash */
|
|
.mask = IDE_PADS_ENABLE,
|
|
.value = PFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio1bgrp",
|
|
.pins = gpio1b_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio1b_3512_pins),
|
|
/* Conflict with IDE only */
|
|
.mask = IDE_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio1cgrp",
|
|
.pins = gpio1c_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio1c_3512_pins),
|
|
/* Conflict with IDE, parallel and NAND flash */
|
|
.mask = IDE_PADS_ENABLE,
|
|
.value = NAND_PADS_DISABLE | PFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio1dgrp",
|
|
.pins = gpio1d_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio1d_3512_pins),
|
|
/* Conflict with LCD and TVC */
|
|
.mask = LCD_PADS_ENABLE | TVC_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio2agrp",
|
|
.pins = gpio2a_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio2a_3512_pins),
|
|
.mask = GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,
|
|
/* Conflict with GMII GMAC1 and extended parallel flash */
|
|
},
|
|
{
|
|
.name = "gpio2bgrp",
|
|
.pins = gpio2b_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio2b_3512_pins),
|
|
/* Conflict with GMII GMAC1, extended parallel flash and LCD */
|
|
.mask = LCD_PADS_ENABLE | GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,
|
|
},
|
|
{
|
|
.name = "gpio2cgrp",
|
|
.pins = gpio2c_3512_pins,
|
|
.num_pins = ARRAY_SIZE(gpio2c_3512_pins),
|
|
/* Conflict with PCI */
|
|
.mask = PCI_PADS_ENABLE,
|
|
},
|
|
};
|
|
|
|
/* Pin names for the pinmux subsystem, 3516 variant */
|
|
static const struct pinctrl_pin_desc gemini_3516_pins[] = {
|
|
/* Row A */
|
|
PINCTRL_PIN(0, "A1 AVCC3IOHA"),
|
|
PINCTRL_PIN(1, "A2 DRAM CK N"),
|
|
PINCTRL_PIN(2, "A3 DRAM CK"),
|
|
PINCTRL_PIN(3, "A4 DRAM DQM1"),
|
|
PINCTRL_PIN(4, "A5 DRAM DQ9"),
|
|
PINCTRL_PIN(5, "A6 DRAM DQ13"),
|
|
PINCTRL_PIN(6, "A7 DRAM DQ1"),
|
|
PINCTRL_PIN(7, "A8 DRAM DQ2"),
|
|
PINCTRL_PIN(8, "A9 DRAM DQ4"),
|
|
PINCTRL_PIN(9, "A10 DRAM VREF"),
|
|
PINCTRL_PIN(10, "A11 DRAM DQ24"),
|
|
PINCTRL_PIN(11, "A12 DRAM DQ28"),
|
|
PINCTRL_PIN(12, "A13 DRAM DQ30"),
|
|
PINCTRL_PIN(13, "A14 DRAM DQ18"),
|
|
PINCTRL_PIN(14, "A15 DRAM DQ21"),
|
|
PINCTRL_PIN(15, "A16 DRAM CAS_N"),
|
|
PINCTRL_PIN(16, "A17 DRAM BA1"),
|
|
PINCTRL_PIN(17, "A18 PCI INTA N"),
|
|
PINCTRL_PIN(18, "A19 PCI INTB N"),
|
|
PINCTRL_PIN(19, "A20 PCI INTC N"),
|
|
/* Row B */
|
|
PINCTRL_PIN(20, "B1 PWR EN"),
|
|
PINCTRL_PIN(21, "B2 GND"),
|
|
PINCTRL_PIN(22, "B3 RTC CLKO"),
|
|
PINCTRL_PIN(23, "B4 DRAM A5"),
|
|
PINCTRL_PIN(24, "B5 DRAM A6"),
|
|
PINCTRL_PIN(25, "B6 DRAM DQS1"),
|
|
PINCTRL_PIN(26, "B7 DRAM DQ11"),
|
|
PINCTRL_PIN(27, "B8 DRAM DQ0"),
|
|
PINCTRL_PIN(28, "B9 DRAM DQS0"),
|
|
PINCTRL_PIN(29, "B10 DRAM DQ7"),
|
|
PINCTRL_PIN(30, "B11 DRAM DQS3"),
|
|
PINCTRL_PIN(31, "B12 DRAM DQ27"),
|
|
PINCTRL_PIN(32, "B13 DRAM DQ31"),
|
|
PINCTRL_PIN(33, "B14 DRAM DQ20"),
|
|
PINCTRL_PIN(34, "B15 DRAM DQS2"),
|
|
PINCTRL_PIN(35, "B16 DRAM WE N"),
|
|
PINCTRL_PIN(36, "B17 DRAM A10"),
|
|
PINCTRL_PIN(37, "B18 DRAM A2"),
|
|
PINCTRL_PIN(38, "B19 GND"),
|
|
PINCTRL_PIN(39, "B20 PCI GNT0 N"),
|
|
/* Row C */
|
|
PINCTRL_PIN(40, "C1 AGNDIOHA"),
|
|
PINCTRL_PIN(41, "C2 XTALI"),
|
|
PINCTRL_PIN(42, "C3 GND"),
|
|
PINCTRL_PIN(43, "C4 RTC CLKI"),
|
|
PINCTRL_PIN(44, "C5 DRAM A12"),
|
|
PINCTRL_PIN(45, "C6 DRAM A11"),
|
|
PINCTRL_PIN(46, "C7 DRAM DQ8"),
|
|
PINCTRL_PIN(47, "C8 DRAM DQ10"),
|
|
PINCTRL_PIN(48, "C9 DRAM DQ3"),
|
|
PINCTRL_PIN(49, "C10 DRAM DQ6"),
|
|
PINCTRL_PIN(50, "C11 DRAM DQM0"),
|
|
PINCTRL_PIN(51, "C12 DRAM DQ26"),
|
|
PINCTRL_PIN(52, "C13 DRAM DQ16"),
|
|
PINCTRL_PIN(53, "C14 DRAM DQ22"),
|
|
PINCTRL_PIN(54, "C15 DRAM DQM2"),
|
|
PINCTRL_PIN(55, "C16 DRAM BA0"),
|
|
PINCTRL_PIN(56, "C17 DRAM A3"),
|
|
PINCTRL_PIN(57, "C18 GND"),
|
|
PINCTRL_PIN(58, "C19 PCI GNT1 N"),
|
|
PINCTRL_PIN(59, "C20 PCI REQ2 N"),
|
|
/* Row D */
|
|
PINCTRL_PIN(60, "D1 AVCC3IOAHA"),
|
|
PINCTRL_PIN(61, "D2 AVCCKHA"),
|
|
PINCTRL_PIN(62, "D3 XTALO"),
|
|
PINCTRL_PIN(63, "D4 GND"),
|
|
PINCTRL_PIN(64, "D5 CIR RXD"),
|
|
PINCTRL_PIN(65, "D6 DRAM A7"),
|
|
PINCTRL_PIN(66, "D7 DRAM A4"),
|
|
PINCTRL_PIN(67, "D8 DRAM A8"),
|
|
PINCTRL_PIN(68, "D9 DRAM CKE"),
|
|
PINCTRL_PIN(69, "D10 DRAM DQ14"),
|
|
PINCTRL_PIN(70, "D11 DRAM DQ5"),
|
|
PINCTRL_PIN(71, "D12 DRAM DQ25"),
|
|
PINCTRL_PIN(72, "D13 DRAM DQ17"),
|
|
PINCTRL_PIN(73, "D14 DRAM DQ23"),
|
|
PINCTRL_PIN(74, "D15 DRAM RAS N"),
|
|
PINCTRL_PIN(75, "D16 DRAM A1"),
|
|
PINCTRL_PIN(76, "D17 GND"),
|
|
PINCTRL_PIN(77, "D18 EXT RESET N"),
|
|
PINCTRL_PIN(78, "D19 PCI REQ1 N"),
|
|
PINCTRL_PIN(79, "D20 PCI REQ3 N"),
|
|
/* Row E */
|
|
PINCTRL_PIN(80, "E1 VCC2IO CTRL"),
|
|
PINCTRL_PIN(81, "E2 VREF CTRL"),
|
|
PINCTRL_PIN(82, "E3 CIR RST N"),
|
|
PINCTRL_PIN(83, "E4 PWR BTN"),
|
|
PINCTRL_PIN(84, "E5 GND"),
|
|
PINCTRL_PIN(85, "E6 CIR TXD"),
|
|
PINCTRL_PIN(86, "E7 VCCK CTRL"),
|
|
PINCTRL_PIN(87, "E8 DRAM A9"),
|
|
PINCTRL_PIN(88, "E9 DRAM DQ12"),
|
|
PINCTRL_PIN(89, "E10 DRAM DQ15"),
|
|
PINCTRL_PIN(90, "E11 DRAM DQM3"),
|
|
PINCTRL_PIN(91, "E12 DRAM DQ29"),
|
|
PINCTRL_PIN(92, "E13 DRAM DQ19"),
|
|
PINCTRL_PIN(93, "E14 DRAM A13"),
|
|
PINCTRL_PIN(94, "E15 DRAM A0"),
|
|
PINCTRL_PIN(95, "E16 GND"),
|
|
PINCTRL_PIN(96, "E17 PCI INTD N"),
|
|
PINCTRL_PIN(97, "E18 PCI GNT3 N"),
|
|
PINCTRL_PIN(98, "E19 PCI AD29"),
|
|
PINCTRL_PIN(99, "E20 PCI AD28"),
|
|
/* Row F */
|
|
PINCTRL_PIN(100, "F1 AVCCKHB"),
|
|
PINCTRL_PIN(101, "F2 AVCCK P"),
|
|
PINCTRL_PIN(102, "F3 EBG"),
|
|
PINCTRL_PIN(103, "F4 REXT"),
|
|
PINCTRL_PIN(104, "F5 AVCC3IOHB"),
|
|
PINCTRL_PIN(105, "F6 GND"),
|
|
PINCTRL_PIN(106, "F7 VCC2IOHA 2"),
|
|
PINCTRL_PIN(107, "F8 VCC2IOHA 2"),
|
|
PINCTRL_PIN(108, "F9 VCC2IOHA 2"),
|
|
PINCTRL_PIN(109, "F10 V1"),
|
|
PINCTRL_PIN(110, "F11 V1"),
|
|
PINCTRL_PIN(111, "F12 VCC2IOHA 2"),
|
|
PINCTRL_PIN(112, "F13 VCC2IOHA 2"),
|
|
PINCTRL_PIN(113, "F14 VCC2IOHA 2"),
|
|
PINCTRL_PIN(114, "F15 GND"),
|
|
PINCTRL_PIN(115, "F16 PCI CLK"),
|
|
PINCTRL_PIN(116, "F17 PCI GNT2 N"),
|
|
PINCTRL_PIN(117, "F18 PCI AD31"),
|
|
PINCTRL_PIN(118, "F19 PCI AD26"),
|
|
PINCTRL_PIN(119, "F20 PCI CBE3 N"),
|
|
/* Row G */
|
|
PINCTRL_PIN(120, "G1 SATA0 RXDP"),
|
|
PINCTRL_PIN(121, "G2 SATA0 RXDN"),
|
|
PINCTRL_PIN(122, "G3 AGNDK 0"),
|
|
PINCTRL_PIN(123, "G4 AVCCK S"),
|
|
PINCTRL_PIN(124, "G5 AVCC3 S"),
|
|
PINCTRL_PIN(125, "G6 VCC2IOHA 2"),
|
|
PINCTRL_PIN(126, "G7 GND"),
|
|
PINCTRL_PIN(127, "G8 VCC2IOHA 2"),
|
|
PINCTRL_PIN(128, "G9 V1"),
|
|
PINCTRL_PIN(129, "G10 V1"),
|
|
PINCTRL_PIN(130, "G11 V1"),
|
|
PINCTRL_PIN(131, "G12 V1"),
|
|
PINCTRL_PIN(132, "G13 VCC2IOHA 2"),
|
|
PINCTRL_PIN(133, "G14 GND"),
|
|
PINCTRL_PIN(134, "G15 VCC3IOHA"),
|
|
PINCTRL_PIN(135, "G16 PCI REQ0 N"),
|
|
PINCTRL_PIN(136, "G17 PCI AD30"),
|
|
PINCTRL_PIN(137, "G18 PCI AD24"),
|
|
PINCTRL_PIN(138, "G19 PCI AD23"),
|
|
PINCTRL_PIN(139, "G20 PCI AD21"),
|
|
/* Row H */
|
|
PINCTRL_PIN(140, "H1 SATA0 TXDP"),
|
|
PINCTRL_PIN(141, "H2 SATA0 TXDN"),
|
|
PINCTRL_PIN(142, "H3 AGNDK 1"),
|
|
PINCTRL_PIN(143, "H4 AVCCK 0"),
|
|
PINCTRL_PIN(144, "H5 TEST CLKOUT"),
|
|
PINCTRL_PIN(145, "H6 AGND"),
|
|
PINCTRL_PIN(146, "H7 VCC2IOHA 2"),
|
|
PINCTRL_PIN(147, "H8 GND"),
|
|
PINCTRL_PIN(148, "H9 GND"),
|
|
PINCTRL_PIN(149, "H10 GDN"),
|
|
PINCTRL_PIN(150, "H11 GND"),
|
|
PINCTRL_PIN(151, "H12 GND"),
|
|
PINCTRL_PIN(152, "H13 GND"),
|
|
PINCTRL_PIN(153, "H14 VCC3IOHA"),
|
|
PINCTRL_PIN(154, "H15 VCC3IOHA"),
|
|
PINCTRL_PIN(155, "H16 PCI AD27"),
|
|
PINCTRL_PIN(156, "H17 PCI AD25"),
|
|
PINCTRL_PIN(157, "H18 PCI AD22"),
|
|
PINCTRL_PIN(158, "H19 PCI AD18"),
|
|
PINCTRL_PIN(159, "H20 PCI AD17"),
|
|
/* Row J (for some reason I is skipped) */
|
|
PINCTRL_PIN(160, "J1 SATA1 TXDP"),
|
|
PINCTRL_PIN(161, "J2 SATA1 TXDN"),
|
|
PINCTRL_PIN(162, "J3 AGNDK 2"),
|
|
PINCTRL_PIN(163, "J4 AVCCK 1"),
|
|
PINCTRL_PIN(164, "J5 AGND"),
|
|
PINCTRL_PIN(165, "J6 AGND"),
|
|
PINCTRL_PIN(166, "J7 V1"),
|
|
PINCTRL_PIN(167, "J8 GND"),
|
|
PINCTRL_PIN(168, "J9 GND"),
|
|
PINCTRL_PIN(169, "J10 GND"),
|
|
PINCTRL_PIN(170, "J11 GND"),
|
|
PINCTRL_PIN(171, "J12 GND"),
|
|
PINCTRL_PIN(172, "J13 GND"),
|
|
PINCTRL_PIN(173, "J14 V1"),
|
|
PINCTRL_PIN(174, "J15 VCC3IOHA"),
|
|
PINCTRL_PIN(175, "J16 PCI AD19"),
|
|
PINCTRL_PIN(176, "J17 PCI AD20"),
|
|
PINCTRL_PIN(177, "J18 PCI AD16"),
|
|
PINCTRL_PIN(178, "J19 PCI CBE2 N"),
|
|
PINCTRL_PIN(179, "J20 PCI FRAME N"),
|
|
/* Row K */
|
|
PINCTRL_PIN(180, "K1 SATA1 RXDP"),
|
|
PINCTRL_PIN(181, "K2 SATA1 RXDN"),
|
|
PINCTRL_PIN(182, "K3 AGNDK 3"),
|
|
PINCTRL_PIN(183, "K4 AVCCK 2"),
|
|
PINCTRL_PIN(184, "K5 AGND"),
|
|
PINCTRL_PIN(185, "K6 V1"),
|
|
PINCTRL_PIN(186, "K7 V1"),
|
|
PINCTRL_PIN(187, "K8 GND"),
|
|
PINCTRL_PIN(188, "K9 GND"),
|
|
PINCTRL_PIN(189, "K10 GND"),
|
|
PINCTRL_PIN(190, "K11 GND"),
|
|
PINCTRL_PIN(191, "K12 GND"),
|
|
PINCTRL_PIN(192, "K13 GND"),
|
|
PINCTRL_PIN(193, "K14 V1"),
|
|
PINCTRL_PIN(194, "K15 V1"),
|
|
PINCTRL_PIN(195, "K16 PCI TRDY N"),
|
|
PINCTRL_PIN(196, "K17 PCI IRDY N"),
|
|
PINCTRL_PIN(197, "K18 PCI DEVSEL N"),
|
|
PINCTRL_PIN(198, "K19 PCI STOP N"),
|
|
PINCTRL_PIN(199, "K20 PCI PAR"),
|
|
/* Row L */
|
|
PINCTRL_PIN(200, "L1 IDE CS0 N"),
|
|
PINCTRL_PIN(201, "L2 IDE DA0"),
|
|
PINCTRL_PIN(202, "L3 AVCCK 3"),
|
|
PINCTRL_PIN(203, "L4 AGND"),
|
|
PINCTRL_PIN(204, "L5 IDE DIOR N"),
|
|
PINCTRL_PIN(205, "L6 V1"),
|
|
PINCTRL_PIN(206, "L7 V1"),
|
|
PINCTRL_PIN(207, "L8 GND"),
|
|
PINCTRL_PIN(208, "L9 GND"),
|
|
PINCTRL_PIN(209, "L10 GND"),
|
|
PINCTRL_PIN(210, "L11 GND"),
|
|
PINCTRL_PIN(211, "L12 GND"),
|
|
PINCTRL_PIN(212, "L13 GND"),
|
|
PINCTRL_PIN(213, "L14 V1"),
|
|
PINCTRL_PIN(214, "L15 V1"),
|
|
PINCTRL_PIN(215, "L16 PCI AD12"),
|
|
PINCTRL_PIN(216, "L17 PCI AD13"),
|
|
PINCTRL_PIN(217, "L18 PCI AD14"),
|
|
PINCTRL_PIN(218, "L19 PCI AD15"),
|
|
PINCTRL_PIN(219, "L20 PCI CBE1 N"),
|
|
/* Row M */
|
|
PINCTRL_PIN(220, "M1 IDE DA1"),
|
|
PINCTRL_PIN(221, "M2 IDE CS1 N"),
|
|
PINCTRL_PIN(222, "M3 IDE DA2"),
|
|
PINCTRL_PIN(223, "M4 IDE DMACK N"),
|
|
PINCTRL_PIN(224, "M5 IDE DD1"),
|
|
PINCTRL_PIN(225, "M6 VCC3IOHA"),
|
|
PINCTRL_PIN(226, "M7 V1"),
|
|
PINCTRL_PIN(227, "M8 GND"),
|
|
PINCTRL_PIN(228, "M9 GND"),
|
|
PINCTRL_PIN(229, "M10 GND"),
|
|
PINCTRL_PIN(230, "M11 GND"),
|
|
PINCTRL_PIN(231, "M12 GND"),
|
|
PINCTRL_PIN(232, "M13 GND"),
|
|
PINCTRL_PIN(233, "M14 V1"),
|
|
PINCTRL_PIN(234, "M15 VCC3IOHA"),
|
|
PINCTRL_PIN(235, "M16 PCI AD7"),
|
|
PINCTRL_PIN(236, "M17 PCI AD6"),
|
|
PINCTRL_PIN(237, "M18 PCI AD9"),
|
|
PINCTRL_PIN(238, "M19 PCI AD10"),
|
|
PINCTRL_PIN(239, "M20 PCI AD11"),
|
|
/* Row N */
|
|
PINCTRL_PIN(240, "N1 IDE IORDY"),
|
|
PINCTRL_PIN(241, "N2 IDE INTRQ"),
|
|
PINCTRL_PIN(242, "N3 IDE DIOW N"),
|
|
PINCTRL_PIN(243, "N4 IDE DD15"),
|
|
PINCTRL_PIN(244, "N5 IDE DMARQ"),
|
|
PINCTRL_PIN(245, "N6 VCC3IOHA"),
|
|
PINCTRL_PIN(246, "N7 VCC3IOHA"),
|
|
PINCTRL_PIN(247, "N8 GND"),
|
|
PINCTRL_PIN(248, "N9 GND"),
|
|
PINCTRL_PIN(249, "N10 GND"),
|
|
PINCTRL_PIN(250, "N11 GND"),
|
|
PINCTRL_PIN(251, "N12 GND"),
|
|
PINCTRL_PIN(252, "N13 GND"),
|
|
PINCTRL_PIN(253, "N14 VCC3IOHA"),
|
|
PINCTRL_PIN(254, "N15 VCC3IOHA"),
|
|
PINCTRL_PIN(255, "N16 PCI CLKRUN N"),
|
|
PINCTRL_PIN(256, "N17 PCI AD0"),
|
|
PINCTRL_PIN(257, "N18 PCI AD4"),
|
|
PINCTRL_PIN(258, "N19 PCI CBE0 N"),
|
|
PINCTRL_PIN(259, "N20 PCI AD8"),
|
|
/* Row P (for some reason O is skipped) */
|
|
PINCTRL_PIN(260, "P1 IDE DD0"),
|
|
PINCTRL_PIN(261, "P2 IDE DD14"),
|
|
PINCTRL_PIN(262, "P3 IDE DD2"),
|
|
PINCTRL_PIN(263, "P4 IDE DD4"),
|
|
PINCTRL_PIN(264, "P5 IDE DD3"),
|
|
PINCTRL_PIN(265, "P6 VCC3IOHA"),
|
|
PINCTRL_PIN(266, "P7 GND"),
|
|
PINCTRL_PIN(267, "P8 VCC2IOHA 1"),
|
|
PINCTRL_PIN(268, "P9 V1"),
|
|
PINCTRL_PIN(269, "P10 V1"),
|
|
PINCTRL_PIN(270, "P11 V1"),
|
|
PINCTRL_PIN(271, "P12 V1"),
|
|
PINCTRL_PIN(272, "P13 VCC3IOHA"),
|
|
PINCTRL_PIN(273, "P14 GND"),
|
|
PINCTRL_PIN(274, "P15 VCC3IOHA"),
|
|
PINCTRL_PIN(275, "P16 GPIO0 30"),
|
|
PINCTRL_PIN(276, "P17 GPIO0 28"),
|
|
PINCTRL_PIN(277, "P18 PCI AD1"),
|
|
PINCTRL_PIN(278, "P19 PCI AD3"),
|
|
PINCTRL_PIN(279, "P20 PCI AD5"),
|
|
/* Row R (for some reason Q is skipped) */
|
|
PINCTRL_PIN(280, "R1 IDE DD13"),
|
|
PINCTRL_PIN(281, "R2 IDE DD12"),
|
|
PINCTRL_PIN(282, "R3 IDE DD10"),
|
|
PINCTRL_PIN(283, "R4 IDE DD6"),
|
|
PINCTRL_PIN(284, "R5 ICE0 IDI"),
|
|
PINCTRL_PIN(285, "R6 GND"),
|
|
PINCTRL_PIN(286, "R7 VCC2IOHA 1"),
|
|
PINCTRL_PIN(287, "R8 VCC2IOHA 1"),
|
|
PINCTRL_PIN(288, "R9 VCC2IOHA 1"),
|
|
PINCTRL_PIN(289, "R10 V1"),
|
|
PINCTRL_PIN(290, "R11 V1"),
|
|
PINCTRL_PIN(291, "R12 VCC3IOHA"),
|
|
PINCTRL_PIN(292, "R13 VCC3IOHA"),
|
|
PINCTRL_PIN(293, "R14 VCC3IOHA"),
|
|
PINCTRL_PIN(294, "R15 GND"),
|
|
PINCTRL_PIN(295, "R16 GPIO0 23"),
|
|
PINCTRL_PIN(296, "R17 GPIO0 21"),
|
|
PINCTRL_PIN(297, "R18 GPIO0 26"),
|
|
PINCTRL_PIN(298, "R19 GPIO0 31"),
|
|
PINCTRL_PIN(299, "R20 PCI AD2"),
|
|
/* Row T (for some reason S is skipped) */
|
|
PINCTRL_PIN(300, "T1 IDE DD11"),
|
|
PINCTRL_PIN(301, "T2 IDE DD5"),
|
|
PINCTRL_PIN(302, "T3 IDE DD8"),
|
|
PINCTRL_PIN(303, "T4 ICE0 IDO"),
|
|
PINCTRL_PIN(304, "T5 GND"),
|
|
PINCTRL_PIN(305, "T6 USB GNDA U20"),
|
|
PINCTRL_PIN(306, "T7 GMAC0 TXD0"),
|
|
PINCTRL_PIN(307, "T8 GMAC0 TXEN"),
|
|
PINCTRL_PIN(308, "T9 GMAC1 TXD3"),
|
|
PINCTRL_PIN(309, "T10 GMAC1 RXDV"),
|
|
PINCTRL_PIN(310, "T11 GMAC1 RXD2"),
|
|
PINCTRL_PIN(311, "T12 GPIO1 29"),
|
|
PINCTRL_PIN(312, "T13 GPIO0 3"),
|
|
PINCTRL_PIN(313, "T14 GPIO0 9"),
|
|
PINCTRL_PIN(314, "T15 GPIO0 16"),
|
|
PINCTRL_PIN(315, "T16 GND"),
|
|
PINCTRL_PIN(316, "T17 GPIO0 14"),
|
|
PINCTRL_PIN(317, "T18 GPIO0 19"),
|
|
PINCTRL_PIN(318, "T19 GPIO0 27"),
|
|
PINCTRL_PIN(319, "T20 GPIO0 29"),
|
|
/* Row U */
|
|
PINCTRL_PIN(320, "U1 IDE DD9"),
|
|
PINCTRL_PIN(321, "U2 IDE DD7"),
|
|
PINCTRL_PIN(322, "U3 ICE0 ICK"),
|
|
PINCTRL_PIN(323, "U4 GND"),
|
|
PINCTRL_PIN(324, "U5 USB XSCO"),
|
|
PINCTRL_PIN(325, "U6 GMAC0 TXD1"),
|
|
PINCTRL_PIN(326, "U7 GMAC0 TXD3"),
|
|
PINCTRL_PIN(327, "U8 GMAC0 TXC"),
|
|
PINCTRL_PIN(328, "U9 GMAC0 RXD3"),
|
|
PINCTRL_PIN(329, "U10 GMAC1 TXD0"),
|
|
PINCTRL_PIN(330, "U11 GMAC1 CRS"),
|
|
PINCTRL_PIN(331, "U12 EXT CLK"),
|
|
PINCTRL_PIN(332, "U13 DEV DEF"),
|
|
PINCTRL_PIN(333, "U14 GPIO0 0"),
|
|
PINCTRL_PIN(334, "U15 GPIO0 4"),
|
|
PINCTRL_PIN(335, "U16 GPIO0 10"),
|
|
PINCTRL_PIN(336, "U17 GND"),
|
|
PINCTRL_PIN(337, "U18 GPIO0 17"),
|
|
PINCTRL_PIN(338, "U19 GPIO0 22"),
|
|
PINCTRL_PIN(339, "U20 GPIO0 25"),
|
|
/* Row V */
|
|
PINCTRL_PIN(340, "V1 ICE0 DBGACK"),
|
|
PINCTRL_PIN(341, "V2 ICE0 DBGRQ"),
|
|
PINCTRL_PIN(342, "V3 GND"),
|
|
PINCTRL_PIN(343, "V4 ICE0 IRST N"),
|
|
PINCTRL_PIN(344, "V5 USB XSCI"),
|
|
PINCTRL_PIN(345, "V6 GMAC0 COL"),
|
|
PINCTRL_PIN(346, "V7 GMAC0 TXD2"),
|
|
PINCTRL_PIN(347, "V8 GMAC0 RXDV"),
|
|
PINCTRL_PIN(348, "V9 GMAC0 RXD1"),
|
|
PINCTRL_PIN(349, "V10 GMAC1 COL"),
|
|
PINCTRL_PIN(350, "V11 GMAC1 TXC"),
|
|
PINCTRL_PIN(351, "V12 GMAC1 RXD1"),
|
|
PINCTRL_PIN(352, "V13 MODE SEL1"),
|
|
PINCTRL_PIN(353, "V14 GPIO1 28"),
|
|
PINCTRL_PIN(354, "V15 GPIO0 1"),
|
|
PINCTRL_PIN(355, "V16 GPIO0 8"),
|
|
PINCTRL_PIN(356, "V17 GPIO0 11"),
|
|
PINCTRL_PIN(357, "V18 GND"),
|
|
PINCTRL_PIN(358, "V19 GPIO0 18"),
|
|
PINCTRL_PIN(359, "V20 GPIO0 24"),
|
|
/* Row W */
|
|
PINCTRL_PIN(360, "W1 IDE RESET N"),
|
|
PINCTRL_PIN(361, "W2 GND"),
|
|
PINCTRL_PIN(362, "W3 USB0 VCCHSRT"),
|
|
PINCTRL_PIN(363, "W4 USB0 DP"),
|
|
PINCTRL_PIN(364, "W5 USB VCCA U20"),
|
|
PINCTRL_PIN(365, "W6 USB1 DP"),
|
|
PINCTRL_PIN(366, "W7 USB1 GNDHSRT"),
|
|
PINCTRL_PIN(367, "W8 GMAC0 RXD0"),
|
|
PINCTRL_PIN(368, "W9 GMAC0 CRS"),
|
|
PINCTRL_PIN(369, "W10 GMAC1 TXD2"),
|
|
PINCTRL_PIN(370, "W11 GMAC1 TXEN"),
|
|
PINCTRL_PIN(371, "W12 GMAC1 RXD3"),
|
|
PINCTRL_PIN(372, "W13 MODE SEL0"),
|
|
PINCTRL_PIN(373, "W14 MODE SEL3"),
|
|
PINCTRL_PIN(374, "W15 GPIO1 31"),
|
|
PINCTRL_PIN(375, "W16 GPIO0 5"),
|
|
PINCTRL_PIN(376, "W17 GPIO0 7"),
|
|
PINCTRL_PIN(377, "W18 GPIO0 12"),
|
|
PINCTRL_PIN(378, "W19 GND"),
|
|
PINCTRL_PIN(379, "W20 GPIO0 20"),
|
|
/* Row Y */
|
|
PINCTRL_PIN(380, "Y1 ICE0 IMS"),
|
|
PINCTRL_PIN(381, "Y2 USB0 GNDHSRT"),
|
|
PINCTRL_PIN(382, "Y3 USB0 DM"),
|
|
PINCTRL_PIN(383, "Y4 USB RREF"),
|
|
PINCTRL_PIN(384, "Y5 USB1 DM"),
|
|
PINCTRL_PIN(385, "Y6 USB1 VCCHSRT"),
|
|
PINCTRL_PIN(386, "Y7 GMAC0 RXC"),
|
|
PINCTRL_PIN(387, "Y8 GMAC0 RXD2"),
|
|
PINCTRL_PIN(388, "Y9 REF CLK"),
|
|
PINCTRL_PIN(389, "Y10 GMAC1 TXD1"),
|
|
PINCTRL_PIN(390, "Y11 GMAC1 RXC"),
|
|
PINCTRL_PIN(391, "Y12 GMAC1 RXD0"),
|
|
PINCTRL_PIN(392, "Y13 M30 CLK"),
|
|
PINCTRL_PIN(393, "Y14 MODE SEL2"),
|
|
PINCTRL_PIN(394, "Y15 GPIO1 30"),
|
|
PINCTRL_PIN(395, "Y16 GPIO0 2"),
|
|
PINCTRL_PIN(396, "Y17 GPIO0 6"),
|
|
PINCTRL_PIN(397, "Y18 SYS RESET N"),
|
|
PINCTRL_PIN(398, "Y19 GPIO0 13"),
|
|
PINCTRL_PIN(399, "Y20 GPIO0 15"),
|
|
};
|
|
|
|
/* Digital ground */
|
|
static const unsigned int gnd_3516_pins[] = {
|
|
21, 38, 42, 57, 63, 76, 84, 95, 105, 114, 126, 133, 147, 148, 149, 150,
|
|
151, 152, 167, 168, 169, 170, 171, 172, 187, 188, 189, 190, 191, 192,
|
|
207, 208, 209, 210, 211, 212, 227, 228, 229, 230, 231, 232, 247, 248,
|
|
249, 250, 251, 252, 266, 273, 285, 294, 304, 315, 323, 336, 342, 357,
|
|
361, 378
|
|
};
|
|
|
|
static const unsigned int dram_3516_pins[] = {
|
|
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 23, 24, 25, 26,
|
|
27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 44, 45, 46, 47, 48, 49, 50,
|
|
51, 52, 53, 54, 55, 56, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75,
|
|
87, 88, 89, 90, 91, 92, 93, 94
|
|
};
|
|
|
|
static const unsigned int rtc_3516_pins[] = { 0, 43, 22 };
|
|
|
|
static const unsigned int power_3516_pins[] = { 20, 83, 40, 41, 60, 61, 62 };
|
|
|
|
static const unsigned int cir_3516_pins[] = { 85, 64, 82 };
|
|
|
|
static const unsigned int system_3516_pins[] = {
|
|
332, 392, 372, 373, 393, 352, 331, 388, 397, 77
|
|
};
|
|
|
|
static const unsigned int vcontrol_3516_pins[] = { 86, 81, 80 };
|
|
|
|
static const unsigned int ice_3516_pins[] = { 340, 341, 303, 322, 380, 284, 343 };
|
|
|
|
static const unsigned int ide_3516_pins[] = {
|
|
200, 201, 204, 220, 221, 222, 223, 224, 240, 241, 242, 243, 244, 260,
|
|
261, 262, 263, 264, 280, 281, 282, 283, 300, 301, 302, 320, 321, 360
|
|
};
|
|
|
|
static const unsigned int sata_3516_pins[] = {
|
|
100, 101, 102, 103, 104, 120, 121, 122, 123, 124, 140, 141, 142, 143,
|
|
144, 160, 161, 162, 163, 180, 181, 182, 183, 202
|
|
};
|
|
|
|
static const unsigned int usb_3516_pins[] = {
|
|
305, 324, 344, 362, 363, 364, 365, 366, 381, 382, 383, 384, 385
|
|
};
|
|
|
|
/* GMII, ethernet pins */
|
|
static const unsigned int gmii_gmac0_3516_pins[] = {
|
|
306, 307, 325, 326, 327, 328, 345, 346, 347, 348, 367, 368, 386, 387
|
|
};
|
|
|
|
static const unsigned int gmii_gmac1_3516_pins[] = {
|
|
308, 309, 310, 329, 330, 349, 350, 351, 369, 370, 371, 389, 390, 391
|
|
};
|
|
|
|
static const unsigned int pci_3516_pins[] = {
|
|
17, 18, 19, 39, 58, 59, 78, 79, 96, 97, 98, 99, 115, 116, 117, 118,
|
|
119, 135, 136, 137, 138, 139, 155, 156, 157, 158, 159, 175, 176, 177,
|
|
178, 179, 195, 196, 197, 198, 199, 215, 216, 217, 218, 219, 235, 236,
|
|
237, 238, 239, 255, 256, 257, 258, 259, 277, 278, 279, 299
|
|
};
|
|
|
|
/*
|
|
* Apparently the LPC interface is using the PCICLK for the clocking so
|
|
* PCI needs to be active at the same time.
|
|
*/
|
|
static const unsigned int lpc_3516_pins[] = {
|
|
355, /* LPC_LAD[0] */
|
|
356, /* LPC_SERIRQ */
|
|
377, /* LPC_LAD[2] */
|
|
398, /* LPC_LFRAME# */
|
|
316, /* LPC_LAD[3] */
|
|
399, /* LPC_LAD[1] */
|
|
};
|
|
|
|
/* Character LCD */
|
|
static const unsigned int lcd_3516_pins[] = {
|
|
391, 351, 310, 371, 353, 311, 394, 374, 314, 359, 339
|
|
};
|
|
|
|
static const unsigned int ssp_3516_pins[] = {
|
|
355, /* SSP_97RST# SSP AC97 Reset, active low */
|
|
356, /* SSP_FSC */
|
|
377, /* SSP_ECLK */
|
|
398, /* SSP_TXD */
|
|
316, /* SSP_RXD */
|
|
399, /* SSP_SCLK */
|
|
};
|
|
|
|
static const unsigned int uart_rxtx_3516_pins[] = {
|
|
313, /* UART_SIN serial input, RX */
|
|
335, /* UART_SOUT serial output, TX */
|
|
};
|
|
|
|
static const unsigned int uart_modem_3516_pins[] = {
|
|
355, /* UART_NDCD DCD carrier detect */
|
|
356, /* UART_NDTR DTR data terminal ready */
|
|
377, /* UART_NDSR DSR data set ready */
|
|
398, /* UART_NRTS RTS request to send */
|
|
316, /* UART_NCTS CTS clear to send */
|
|
399, /* UART_NRI RI ring indicator */
|
|
};
|
|
|
|
static const unsigned int tvc_3516_pins[] = {
|
|
353, /* TVC_DATA[0] */
|
|
311, /* TVC_DATA[1] */
|
|
394, /* TVC_DATA[2] */
|
|
374, /* TVC_DATA[3] */
|
|
354, /* TVC_DATA[4] */
|
|
395, /* TVC_DATA[5] */
|
|
312, /* TVC_DATA[6] */
|
|
334, /* TVC_DATA[7] */
|
|
};
|
|
|
|
static const unsigned int tvc_clk_3516_pins[] = {
|
|
333, /* TVC_CLK */
|
|
};
|
|
|
|
/* NAND flash pins */
|
|
static const unsigned int nflash_3516_pins[] = {
|
|
243, 260, 261, 224, 280, 262, 281, 264, 300, 263, 282, 301, 320, 283,
|
|
302, 321, 337, 358, 295, 359, 339, 275, 298
|
|
};
|
|
|
|
/* Parallel (NOR) flash pins, D[0-15], A[16-25], CE0, CE1, RB, WE, OE, ALE */
|
|
static const unsigned int pflash_3516_pins[] = {
|
|
221, 200, 222, 201, 220, 243, 260, 261, 224, 280, 262, 281, 264, 300,
|
|
263, 282, 301, 320, 283, 302, 321, 317, 379, 295, 359, 339, 297, 318,
|
|
276, 319, 275, 298
|
|
};
|
|
|
|
/*
|
|
* The parallel flash can be set up in a 26-bit address bus mode exposing
|
|
* A[0-15] (A[15] takes the place of ALE), but it has the
|
|
* side effect of stealing pins from GMAC1 and TVC so these blocks cannot be
|
|
* used at the same time.
|
|
*/
|
|
static const unsigned int pflash_3516_pins_extended[] = {
|
|
221, 200, 222, 201, 220, 243, 260, 261, 224, 280, 262, 281, 264, 300,
|
|
263, 282, 301, 320, 283, 302, 321, 317, 379, 295, 359, 339, 297, 318,
|
|
276, 319, 275, 298,
|
|
/* The extra pins */
|
|
349, 308, 369, 389, 329, 350, 370, 309, 390, 391, 351, 310, 371, 330,
|
|
333
|
|
};
|
|
|
|
/* Serial flash pins CE0, CE1, DI, DO, CK */
|
|
static const unsigned int sflash_3516_pins[] = { 296, 338, 295, 359, 339 };
|
|
|
|
/* The GPIO0A (0-4) pins overlap with TVC and extended parallel flash */
|
|
static const unsigned int gpio0a_3516_pins[] = { 354, 395, 312, 334 };
|
|
|
|
/* The GPIO0B (5-7) pins overlap with ICE */
|
|
static const unsigned int gpio0b_3516_pins[] = { 375, 396, 376 };
|
|
|
|
/* The GPIO0C (8,11-15) pins overlap with LPC, UART and SSP */
|
|
static const unsigned int gpio0c_3516_pins[] = { 355, 356, 377, 398, 316, 399 };
|
|
|
|
/* The GPIO0D (9,10) pins overlap with UART RX/TX */
|
|
static const unsigned int gpio0d_3516_pins[] = { 313, 335 };
|
|
|
|
/* The GPIO0E (16) pins overlap with LCD */
|
|
static const unsigned int gpio0e_3516_pins[] = { 314 };
|
|
|
|
/* The GPIO0F (17,18) pins overlap with NAND flash CE0, CE1 */
|
|
static const unsigned int gpio0f_3516_pins[] = { 337, 358 };
|
|
|
|
/* The GPIO0G (19,20,26-29) pins overlap with parallel flash */
|
|
static const unsigned int gpio0g_3516_pins[] = { 317, 379, 297, 318, 276, 319 };
|
|
|
|
/* The GPIO0H (21,22) pins overlap with serial flash CE0, CE1 */
|
|
static const unsigned int gpio0h_3516_pins[] = { 296, 338 };
|
|
|
|
/* The GPIO0I (23) pins overlap with all flash */
|
|
static const unsigned int gpio0i_3516_pins[] = { 295 };
|
|
|
|
/* The GPIO0J (24,25) pins overlap with all flash and LCD */
|
|
static const unsigned int gpio0j_3516_pins[] = { 359, 339 };
|
|
|
|
/* The GPIO0K (30,31) pins overlap with NAND flash */
|
|
static const unsigned int gpio0k_3516_pins[] = { 275, 298 };
|
|
|
|
/* The GPIO0L (0) pins overlap with TVC_CLK */
|
|
static const unsigned int gpio0l_3516_pins[] = { 333 };
|
|
|
|
/* The GPIO1A (0-4) pins that overlap with IDE and parallel flash */
|
|
static const unsigned int gpio1a_3516_pins[] = { 221, 200, 222, 201, 220 };
|
|
|
|
/* The GPIO1B (5-10,27) pins overlap with just IDE */
|
|
static const unsigned int gpio1b_3516_pins[] = { 241, 223, 240, 204, 242, 244, 360 };
|
|
|
|
/* The GPIO1C (11-26) pins overlap with IDE, parallel flash and NAND flash */
|
|
static const unsigned int gpio1c_3516_pins[] = {
|
|
243, 260, 261, 224, 280, 262, 281, 264, 300, 263, 282, 301, 320, 283,
|
|
302, 321
|
|
};
|
|
|
|
/* The GPIO1D (28-31) pins overlap with TVC */
|
|
static const unsigned int gpio1d_3516_pins[] = { 353, 311, 394, 374 };
|
|
|
|
/* The GPIO2A (0-3) pins overlap with GMII GMAC1 and extended parallel flash */
|
|
static const unsigned int gpio2a_3516_pins[] = { 308, 369, 389, 329 };
|
|
|
|
/* The GPIO2B (4-7) pins overlap with GMII GMAC1, extended parallel flash and LCD */
|
|
static const unsigned int gpio2b_3516_pins[] = { 391, 351, 310, 371 };
|
|
|
|
/* The GPIO2C (8-31) pins overlap with PCI */
|
|
static const unsigned int gpio2c_3516_pins[] = {
|
|
259, 237, 238, 239, 215, 216, 217, 218, 177, 159, 158, 175, 176, 139,
|
|
157, 138, 137, 156, 118, 155, 99, 98, 136, 117
|
|
};
|
|
|
|
/* Groups for the 3516 SoC/package */
|
|
static const struct gemini_pin_group gemini_3516_pin_groups[] = {
|
|
{
|
|
.name = "gndgrp",
|
|
.pins = gnd_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gnd_3516_pins),
|
|
},
|
|
{
|
|
.name = "dramgrp",
|
|
.pins = dram_3516_pins,
|
|
.num_pins = ARRAY_SIZE(dram_3516_pins),
|
|
.mask = DRAM_PADS_POWERDOWN,
|
|
},
|
|
{
|
|
.name = "rtcgrp",
|
|
.pins = rtc_3516_pins,
|
|
.num_pins = ARRAY_SIZE(rtc_3516_pins),
|
|
},
|
|
{
|
|
.name = "powergrp",
|
|
.pins = power_3516_pins,
|
|
.num_pins = ARRAY_SIZE(power_3516_pins),
|
|
},
|
|
{
|
|
.name = "cirgrp",
|
|
.pins = cir_3516_pins,
|
|
.num_pins = ARRAY_SIZE(cir_3516_pins),
|
|
},
|
|
{
|
|
.name = "systemgrp",
|
|
.pins = system_3516_pins,
|
|
.num_pins = ARRAY_SIZE(system_3516_pins),
|
|
},
|
|
{
|
|
.name = "vcontrolgrp",
|
|
.pins = vcontrol_3516_pins,
|
|
.num_pins = ARRAY_SIZE(vcontrol_3516_pins),
|
|
},
|
|
{
|
|
.name = "icegrp",
|
|
.pins = ice_3516_pins,
|
|
.num_pins = ARRAY_SIZE(ice_3516_pins),
|
|
/* Conflict with some GPIO groups */
|
|
},
|
|
{
|
|
.name = "idegrp",
|
|
.pins = ide_3516_pins,
|
|
.num_pins = ARRAY_SIZE(ide_3516_pins),
|
|
/* Conflict with all flash usage */
|
|
.value = IDE_PADS_ENABLE | NAND_PADS_DISABLE |
|
|
PFLASH_PADS_DISABLE | SFLASH_PADS_DISABLE,
|
|
.driving_mask = GENMASK(21, 20),
|
|
},
|
|
{
|
|
.name = "satagrp",
|
|
.pins = sata_3516_pins,
|
|
.num_pins = ARRAY_SIZE(sata_3516_pins),
|
|
},
|
|
{
|
|
.name = "usbgrp",
|
|
.pins = usb_3516_pins,
|
|
.num_pins = ARRAY_SIZE(usb_3516_pins),
|
|
},
|
|
{
|
|
.name = "gmii_gmac0_grp",
|
|
.pins = gmii_gmac0_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gmii_gmac0_3516_pins),
|
|
.mask = GEMINI_GMAC_IOSEL_MASK,
|
|
.driving_mask = GENMASK(17, 16),
|
|
},
|
|
{
|
|
.name = "gmii_gmac1_grp",
|
|
.pins = gmii_gmac1_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gmii_gmac1_3516_pins),
|
|
/* Bring out RGMII on the GMAC1 pins */
|
|
.mask = GEMINI_GMAC_IOSEL_MASK,
|
|
.value = GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,
|
|
.driving_mask = GENMASK(19, 18),
|
|
},
|
|
{
|
|
.name = "pcigrp",
|
|
.pins = pci_3516_pins,
|
|
.num_pins = ARRAY_SIZE(pci_3516_pins),
|
|
/* Conflict only with GPIO2 */
|
|
.value = PCI_PADS_ENABLE | PCI_CLK_PAD_ENABLE,
|
|
.driving_mask = GENMASK(23, 22),
|
|
},
|
|
{
|
|
.name = "lpcgrp",
|
|
.pins = lpc_3516_pins,
|
|
.num_pins = ARRAY_SIZE(lpc_3516_pins),
|
|
/* Conflict with SSP */
|
|
.mask = SSP_PADS_ENABLE,
|
|
.value = LPC_PADS_ENABLE | LPC_CLK_PAD_ENABLE,
|
|
},
|
|
{
|
|
.name = "lcdgrp",
|
|
.pins = lcd_3516_pins,
|
|
.num_pins = ARRAY_SIZE(lcd_3516_pins),
|
|
.mask = TVC_PADS_ENABLE,
|
|
.value = LCD_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "sspgrp",
|
|
.pins = ssp_3516_pins,
|
|
.num_pins = ARRAY_SIZE(ssp_3516_pins),
|
|
/* Conflict with LPC */
|
|
.mask = LPC_PADS_ENABLE,
|
|
.value = SSP_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "uartrxtxgrp",
|
|
.pins = uart_rxtx_3516_pins,
|
|
.num_pins = ARRAY_SIZE(uart_rxtx_3516_pins),
|
|
/* No conflicts except GPIO */
|
|
},
|
|
{
|
|
.name = "uartmodemgrp",
|
|
.pins = uart_modem_3516_pins,
|
|
.num_pins = ARRAY_SIZE(uart_modem_3516_pins),
|
|
/*
|
|
* Conflict with LPC and SSP,
|
|
* so when those are both disabled, modem UART can thrive.
|
|
*/
|
|
.mask = LPC_PADS_ENABLE | SSP_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "tvcgrp",
|
|
.pins = tvc_3516_pins,
|
|
.num_pins = ARRAY_SIZE(tvc_3516_pins),
|
|
/* Conflict with character LCD */
|
|
.mask = LCD_PADS_ENABLE,
|
|
.value = TVC_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "tvcclkgrp",
|
|
.pins = tvc_clk_3516_pins,
|
|
.num_pins = ARRAY_SIZE(tvc_clk_3516_pins),
|
|
.value = TVC_CLK_PAD_ENABLE,
|
|
},
|
|
/*
|
|
* The construction is done such that it is possible to use a serial
|
|
* flash together with a NAND or parallel (NOR) flash, but it is not
|
|
* possible to use NAND and parallel flash together. To use serial
|
|
* flash with one of the two others, the muxbits need to be flipped
|
|
* around before any access.
|
|
*/
|
|
{
|
|
.name = "nflashgrp",
|
|
.pins = nflash_3516_pins,
|
|
.num_pins = ARRAY_SIZE(nflash_3516_pins),
|
|
/* Conflict with IDE, parallel and serial flash */
|
|
.mask = NAND_PADS_DISABLE | IDE_PADS_ENABLE,
|
|
.value = PFLASH_PADS_DISABLE | SFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "pflashgrp",
|
|
.pins = pflash_3516_pins,
|
|
.num_pins = ARRAY_SIZE(pflash_3516_pins),
|
|
/* Conflict with IDE, NAND and serial flash */
|
|
.mask = PFLASH_PADS_DISABLE | IDE_PADS_ENABLE,
|
|
.value = NAND_PADS_DISABLE | SFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "sflashgrp",
|
|
.pins = sflash_3516_pins,
|
|
.num_pins = ARRAY_SIZE(sflash_3516_pins),
|
|
/* Conflict with IDE, NAND and parallel flash */
|
|
.mask = SFLASH_PADS_DISABLE | IDE_PADS_ENABLE,
|
|
.value = NAND_PADS_DISABLE | PFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0agrp",
|
|
.pins = gpio0a_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0a_3516_pins),
|
|
/* Conflict with TVC and ICE */
|
|
.mask = TVC_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio0bgrp",
|
|
.pins = gpio0b_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0b_3516_pins),
|
|
/* Conflict with ICE */
|
|
},
|
|
{
|
|
.name = "gpio0cgrp",
|
|
.pins = gpio0c_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0c_3516_pins),
|
|
/* Conflict with LPC, UART and SSP */
|
|
.mask = LPC_PADS_ENABLE | SSP_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio0dgrp",
|
|
.pins = gpio0d_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0d_3516_pins),
|
|
/* Conflict with UART */
|
|
},
|
|
{
|
|
.name = "gpio0egrp",
|
|
.pins = gpio0e_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0e_3516_pins),
|
|
/* Conflict with LCD */
|
|
.mask = LCD_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio0fgrp",
|
|
.pins = gpio0f_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0f_3516_pins),
|
|
/* Conflict with NAND flash */
|
|
.value = NAND_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0ggrp",
|
|
.pins = gpio0g_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0g_3516_pins),
|
|
/* Conflict with parallel flash */
|
|
.value = PFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0hgrp",
|
|
.pins = gpio0h_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0h_3516_pins),
|
|
/* Conflict with serial flash */
|
|
.value = SFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0igrp",
|
|
.pins = gpio0i_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0i_3516_pins),
|
|
/* Conflict with all flash */
|
|
.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE |
|
|
SFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0jgrp",
|
|
.pins = gpio0j_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0j_3516_pins),
|
|
/* Conflict with all flash and LCD */
|
|
.mask = LCD_PADS_ENABLE,
|
|
.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE |
|
|
SFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0kgrp",
|
|
.pins = gpio0k_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0k_3516_pins),
|
|
/* Conflict with parallel and NAND flash */
|
|
.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio0lgrp",
|
|
.pins = gpio0l_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio0l_3516_pins),
|
|
/* Conflict with TVE CLK */
|
|
.mask = TVC_CLK_PAD_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio1agrp",
|
|
.pins = gpio1a_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio1a_3516_pins),
|
|
/* Conflict with IDE and parallel flash */
|
|
.mask = IDE_PADS_ENABLE,
|
|
.value = PFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio1bgrp",
|
|
.pins = gpio1b_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio1b_3516_pins),
|
|
/* Conflict with IDE only */
|
|
.mask = IDE_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio1cgrp",
|
|
.pins = gpio1c_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio1c_3516_pins),
|
|
/* Conflict with IDE, parallel and NAND flash */
|
|
.mask = IDE_PADS_ENABLE,
|
|
.value = NAND_PADS_DISABLE | PFLASH_PADS_DISABLE,
|
|
},
|
|
{
|
|
.name = "gpio1dgrp",
|
|
.pins = gpio1d_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio1d_3516_pins),
|
|
/* Conflict with TVC */
|
|
.mask = TVC_PADS_ENABLE,
|
|
},
|
|
{
|
|
.name = "gpio2agrp",
|
|
.pins = gpio2a_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio2a_3516_pins),
|
|
.mask = GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,
|
|
/* Conflict with GMII GMAC1 and extended parallel flash */
|
|
},
|
|
{
|
|
.name = "gpio2bgrp",
|
|
.pins = gpio2b_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio2b_3516_pins),
|
|
/* Conflict with GMII GMAC1, extended parallel flash and LCD */
|
|
.mask = LCD_PADS_ENABLE | GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,
|
|
},
|
|
{
|
|
.name = "gpio2cgrp",
|
|
.pins = gpio2c_3516_pins,
|
|
.num_pins = ARRAY_SIZE(gpio2c_3516_pins),
|
|
/* Conflict with PCI */
|
|
.mask = PCI_PADS_ENABLE,
|
|
},
|
|
};
|
|
|
|
static int gemini_get_groups_count(struct pinctrl_dev *pctldev)
|
|
{
|
|
struct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
if (pmx->is_3512)
|
|
return ARRAY_SIZE(gemini_3512_pin_groups);
|
|
if (pmx->is_3516)
|
|
return ARRAY_SIZE(gemini_3516_pin_groups);
|
|
return 0;
|
|
}
|
|
|
|
static const char *gemini_get_group_name(struct pinctrl_dev *pctldev,
|
|
unsigned int selector)
|
|
{
|
|
struct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
if (pmx->is_3512)
|
|
return gemini_3512_pin_groups[selector].name;
|
|
if (pmx->is_3516)
|
|
return gemini_3516_pin_groups[selector].name;
|
|
return NULL;
|
|
}
|
|
|
|
static int gemini_get_group_pins(struct pinctrl_dev *pctldev,
|
|
unsigned int selector,
|
|
const unsigned int **pins,
|
|
unsigned int *num_pins)
|
|
{
|
|
struct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
/* The special case with the 3516 flash pin */
|
|
if (pmx->flash_pin &&
|
|
pmx->is_3512 &&
|
|
!strcmp(gemini_3512_pin_groups[selector].name, "pflashgrp")) {
|
|
*pins = pflash_3512_pins_extended;
|
|
*num_pins = ARRAY_SIZE(pflash_3512_pins_extended);
|
|
return 0;
|
|
}
|
|
if (pmx->flash_pin &&
|
|
pmx->is_3516 &&
|
|
!strcmp(gemini_3516_pin_groups[selector].name, "pflashgrp")) {
|
|
*pins = pflash_3516_pins_extended;
|
|
*num_pins = ARRAY_SIZE(pflash_3516_pins_extended);
|
|
return 0;
|
|
}
|
|
if (pmx->is_3512) {
|
|
*pins = gemini_3512_pin_groups[selector].pins;
|
|
*num_pins = gemini_3512_pin_groups[selector].num_pins;
|
|
}
|
|
if (pmx->is_3516) {
|
|
*pins = gemini_3516_pin_groups[selector].pins;
|
|
*num_pins = gemini_3516_pin_groups[selector].num_pins;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static void gemini_pin_dbg_show(struct pinctrl_dev *pctldev, struct seq_file *s,
|
|
unsigned int offset)
|
|
{
|
|
seq_printf(s, " " DRIVER_NAME);
|
|
}
|
|
|
|
static const struct pinctrl_ops gemini_pctrl_ops = {
|
|
.get_groups_count = gemini_get_groups_count,
|
|
.get_group_name = gemini_get_group_name,
|
|
.get_group_pins = gemini_get_group_pins,
|
|
.pin_dbg_show = gemini_pin_dbg_show,
|
|
.dt_node_to_map = pinconf_generic_dt_node_to_map_all,
|
|
.dt_free_map = pinconf_generic_dt_free_map,
|
|
};
|
|
|
|
/**
|
|
* struct gemini_pmx_func - describes Gemini pinmux functions
|
|
* @name: the name of this specific function
|
|
* @groups: corresponding pin groups
|
|
*/
|
|
struct gemini_pmx_func {
|
|
const char *name;
|
|
const char * const *groups;
|
|
const unsigned int num_groups;
|
|
};
|
|
|
|
static const char * const dramgrps[] = { "dramgrp" };
|
|
static const char * const rtcgrps[] = { "rtcgrp" };
|
|
static const char * const powergrps[] = { "powergrp" };
|
|
static const char * const cirgrps[] = { "cirgrp" };
|
|
static const char * const systemgrps[] = { "systemgrp" };
|
|
static const char * const vcontrolgrps[] = { "vcontrolgrp" };
|
|
static const char * const icegrps[] = { "icegrp" };
|
|
static const char * const idegrps[] = { "idegrp" };
|
|
static const char * const satagrps[] = { "satagrp" };
|
|
static const char * const usbgrps[] = { "usbgrp" };
|
|
static const char * const gmiigrps[] = { "gmii_gmac0_grp", "gmii_gmac1_grp" };
|
|
static const char * const pcigrps[] = { "pcigrp" };
|
|
static const char * const lpcgrps[] = { "lpcgrp" };
|
|
static const char * const lcdgrps[] = { "lcdgrp" };
|
|
static const char * const sspgrps[] = { "sspgrp" };
|
|
static const char * const uartgrps[] = { "uartrxtxgrp", "uartmodemgrp" };
|
|
static const char * const tvcgrps[] = { "tvcgrp" };
|
|
static const char * const nflashgrps[] = { "nflashgrp" };
|
|
static const char * const pflashgrps[] = { "pflashgrp", "pflashextgrp" };
|
|
static const char * const sflashgrps[] = { "sflashgrp" };
|
|
static const char * const gpio0grps[] = { "gpio0agrp", "gpio0bgrp", "gpio0cgrp",
|
|
"gpio0dgrp", "gpio0egrp", "gpio0fgrp",
|
|
"gpio0ggrp", "gpio0hgrp", "gpio0igrp",
|
|
"gpio0jgrp", "gpio0kgrp", "gpio0lgrp",
|
|
"gpio0mgrp" };
|
|
static const char * const gpio1grps[] = { "gpio1agrp", "gpio1bgrp", "gpio1cgrp",
|
|
"gpio1dgrp" };
|
|
static const char * const gpio2grps[] = { "gpio2agrp", "gpio2bgrp", "gpio2cgrp" };
|
|
|
|
static const struct gemini_pmx_func gemini_pmx_functions[] = {
|
|
{
|
|
.name = "dram",
|
|
.groups = dramgrps,
|
|
.num_groups = ARRAY_SIZE(idegrps),
|
|
},
|
|
{
|
|
.name = "rtc",
|
|
.groups = rtcgrps,
|
|
.num_groups = ARRAY_SIZE(rtcgrps),
|
|
},
|
|
{
|
|
.name = "power",
|
|
.groups = powergrps,
|
|
.num_groups = ARRAY_SIZE(powergrps),
|
|
},
|
|
{
|
|
/* This function is strictly unavailable on 3512 */
|
|
.name = "cir",
|
|
.groups = cirgrps,
|
|
.num_groups = ARRAY_SIZE(cirgrps),
|
|
},
|
|
{
|
|
.name = "system",
|
|
.groups = systemgrps,
|
|
.num_groups = ARRAY_SIZE(systemgrps),
|
|
},
|
|
{
|
|
.name = "vcontrol",
|
|
.groups = vcontrolgrps,
|
|
.num_groups = ARRAY_SIZE(vcontrolgrps),
|
|
},
|
|
{
|
|
.name = "ice",
|
|
.groups = icegrps,
|
|
.num_groups = ARRAY_SIZE(icegrps),
|
|
},
|
|
{
|
|
.name = "ide",
|
|
.groups = idegrps,
|
|
.num_groups = ARRAY_SIZE(idegrps),
|
|
},
|
|
{
|
|
.name = "sata",
|
|
.groups = satagrps,
|
|
.num_groups = ARRAY_SIZE(satagrps),
|
|
},
|
|
{
|
|
.name = "usb",
|
|
.groups = usbgrps,
|
|
.num_groups = ARRAY_SIZE(usbgrps),
|
|
},
|
|
{
|
|
.name = "gmii",
|
|
.groups = gmiigrps,
|
|
.num_groups = ARRAY_SIZE(gmiigrps),
|
|
},
|
|
{
|
|
.name = "pci",
|
|
.groups = pcigrps,
|
|
.num_groups = ARRAY_SIZE(pcigrps),
|
|
},
|
|
{
|
|
.name = "lpc",
|
|
.groups = lpcgrps,
|
|
.num_groups = ARRAY_SIZE(lpcgrps),
|
|
},
|
|
{
|
|
.name = "lcd",
|
|
.groups = lcdgrps,
|
|
.num_groups = ARRAY_SIZE(lcdgrps),
|
|
},
|
|
{
|
|
.name = "ssp",
|
|
.groups = sspgrps,
|
|
.num_groups = ARRAY_SIZE(sspgrps),
|
|
},
|
|
{
|
|
.name = "uart",
|
|
.groups = uartgrps,
|
|
.num_groups = ARRAY_SIZE(uartgrps),
|
|
},
|
|
{
|
|
.name = "tvc",
|
|
.groups = tvcgrps,
|
|
.num_groups = ARRAY_SIZE(tvcgrps),
|
|
},
|
|
{
|
|
.name = "nflash",
|
|
.groups = nflashgrps,
|
|
.num_groups = ARRAY_SIZE(nflashgrps),
|
|
},
|
|
{
|
|
.name = "pflash",
|
|
.groups = pflashgrps,
|
|
.num_groups = ARRAY_SIZE(pflashgrps),
|
|
},
|
|
{
|
|
.name = "sflash",
|
|
.groups = sflashgrps,
|
|
.num_groups = ARRAY_SIZE(sflashgrps),
|
|
},
|
|
{
|
|
.name = "gpio0",
|
|
.groups = gpio0grps,
|
|
.num_groups = ARRAY_SIZE(gpio0grps),
|
|
},
|
|
{
|
|
.name = "gpio1",
|
|
.groups = gpio1grps,
|
|
.num_groups = ARRAY_SIZE(gpio1grps),
|
|
},
|
|
{
|
|
.name = "gpio2",
|
|
.groups = gpio2grps,
|
|
.num_groups = ARRAY_SIZE(gpio2grps),
|
|
},
|
|
};
|
|
|
|
|
|
static int gemini_pmx_set_mux(struct pinctrl_dev *pctldev,
|
|
unsigned int selector,
|
|
unsigned int group)
|
|
{
|
|
struct gemini_pmx *pmx;
|
|
const struct gemini_pmx_func *func;
|
|
const struct gemini_pin_group *grp;
|
|
u32 before, after, expected;
|
|
unsigned long tmp;
|
|
int i;
|
|
|
|
pmx = pinctrl_dev_get_drvdata(pctldev);
|
|
|
|
func = &gemini_pmx_functions[selector];
|
|
if (pmx->is_3512)
|
|
grp = &gemini_3512_pin_groups[group];
|
|
else if (pmx->is_3516)
|
|
grp = &gemini_3516_pin_groups[group];
|
|
else {
|
|
dev_err(pmx->dev, "invalid SoC type\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
dev_dbg(pmx->dev,
|
|
"ACTIVATE function \"%s\" with group \"%s\"\n",
|
|
func->name, grp->name);
|
|
|
|
regmap_read(pmx->map, GLOBAL_MISC_CTRL, &before);
|
|
regmap_update_bits(pmx->map, GLOBAL_MISC_CTRL,
|
|
grp->mask | grp->value,
|
|
grp->value);
|
|
regmap_read(pmx->map, GLOBAL_MISC_CTRL, &after);
|
|
|
|
/* Which bits changed */
|
|
before &= PADS_MASK;
|
|
after &= PADS_MASK;
|
|
expected = before &= ~grp->mask;
|
|
expected |= grp->value;
|
|
expected &= PADS_MASK;
|
|
|
|
/* Print changed states */
|
|
tmp = grp->mask;
|
|
for_each_set_bit(i, &tmp, PADS_MAXBIT) {
|
|
bool enabled = !(i > 3);
|
|
|
|
/* Did not go low though it should */
|
|
if (after & BIT(i)) {
|
|
dev_err(pmx->dev,
|
|
"pin group %s could not be %s: "
|
|
"probably a hardware limitation\n",
|
|
gemini_padgroups[i],
|
|
enabled ? "enabled" : "disabled");
|
|
dev_err(pmx->dev,
|
|
"GLOBAL MISC CTRL before: %08x, after %08x, expected %08x\n",
|
|
before, after, expected);
|
|
} else {
|
|
dev_dbg(pmx->dev,
|
|
"padgroup %s %s\n",
|
|
gemini_padgroups[i],
|
|
enabled ? "enabled" : "disabled");
|
|
}
|
|
}
|
|
|
|
tmp = grp->value;
|
|
for_each_set_bit(i, &tmp, PADS_MAXBIT) {
|
|
bool enabled = (i > 3);
|
|
|
|
/* Did not go high though it should */
|
|
if (!(after & BIT(i))) {
|
|
dev_err(pmx->dev,
|
|
"pin group %s could not be %s: "
|
|
"probably a hardware limitation\n",
|
|
gemini_padgroups[i],
|
|
enabled ? "enabled" : "disabled");
|
|
dev_err(pmx->dev,
|
|
"GLOBAL MISC CTRL before: %08x, after %08x, expected %08x\n",
|
|
before, after, expected);
|
|
} else {
|
|
dev_dbg(pmx->dev,
|
|
"padgroup %s %s\n",
|
|
gemini_padgroups[i],
|
|
enabled ? "enabled" : "disabled");
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int gemini_pmx_get_funcs_count(struct pinctrl_dev *pctldev)
|
|
{
|
|
return ARRAY_SIZE(gemini_pmx_functions);
|
|
}
|
|
|
|
static const char *gemini_pmx_get_func_name(struct pinctrl_dev *pctldev,
|
|
unsigned int selector)
|
|
{
|
|
return gemini_pmx_functions[selector].name;
|
|
}
|
|
|
|
static int gemini_pmx_get_groups(struct pinctrl_dev *pctldev,
|
|
unsigned int selector,
|
|
const char * const **groups,
|
|
unsigned int * const num_groups)
|
|
{
|
|
*groups = gemini_pmx_functions[selector].groups;
|
|
*num_groups = gemini_pmx_functions[selector].num_groups;
|
|
return 0;
|
|
}
|
|
|
|
static const struct pinmux_ops gemini_pmx_ops = {
|
|
.get_functions_count = gemini_pmx_get_funcs_count,
|
|
.get_function_name = gemini_pmx_get_func_name,
|
|
.get_function_groups = gemini_pmx_get_groups,
|
|
.set_mux = gemini_pmx_set_mux,
|
|
};
|
|
|
|
#define GEMINI_CFGPIN(_n, _r, _lb, _hb) { \
|
|
.pin = _n, \
|
|
.reg = _r, \
|
|
.mask = GENMASK(_hb, _lb) \
|
|
}
|
|
|
|
static const struct gemini_pin_conf gemini_confs_3512[] = {
|
|
GEMINI_CFGPIN(259, GLOBAL_GMAC_CTRL_SKEW, 0, 3), /* GMAC0 RXDV */
|
|
GEMINI_CFGPIN(277, GLOBAL_GMAC_CTRL_SKEW, 4, 7), /* GMAC0 RXC */
|
|
GEMINI_CFGPIN(241, GLOBAL_GMAC_CTRL_SKEW, 8, 11), /* GMAC0 TXEN */
|
|
GEMINI_CFGPIN(312, GLOBAL_GMAC_CTRL_SKEW, 12, 15), /* GMAC0 TXC */
|
|
GEMINI_CFGPIN(298, GLOBAL_GMAC_CTRL_SKEW, 16, 19), /* GMAC1 RXDV */
|
|
GEMINI_CFGPIN(280, GLOBAL_GMAC_CTRL_SKEW, 20, 23), /* GMAC1 RXC */
|
|
GEMINI_CFGPIN(316, GLOBAL_GMAC_CTRL_SKEW, 24, 27), /* GMAC1 TXEN */
|
|
GEMINI_CFGPIN(243, GLOBAL_GMAC_CTRL_SKEW, 28, 31), /* GMAC1 TXC */
|
|
GEMINI_CFGPIN(295, GLOBAL_GMAC0_DATA_SKEW, 0, 3), /* GMAC0 RXD0 */
|
|
GEMINI_CFGPIN(313, GLOBAL_GMAC0_DATA_SKEW, 4, 7), /* GMAC0 RXD1 */
|
|
GEMINI_CFGPIN(242, GLOBAL_GMAC0_DATA_SKEW, 8, 11), /* GMAC0 RXD2 */
|
|
GEMINI_CFGPIN(260, GLOBAL_GMAC0_DATA_SKEW, 12, 15), /* GMAC0 RXD3 */
|
|
GEMINI_CFGPIN(294, GLOBAL_GMAC0_DATA_SKEW, 16, 19), /* GMAC0 TXD0 */
|
|
GEMINI_CFGPIN(276, GLOBAL_GMAC0_DATA_SKEW, 20, 23), /* GMAC0 TXD1 */
|
|
GEMINI_CFGPIN(258, GLOBAL_GMAC0_DATA_SKEW, 24, 27), /* GMAC0 TXD2 */
|
|
GEMINI_CFGPIN(240, GLOBAL_GMAC0_DATA_SKEW, 28, 31), /* GMAC0 TXD3 */
|
|
GEMINI_CFGPIN(262, GLOBAL_GMAC1_DATA_SKEW, 0, 3), /* GMAC1 RXD0 */
|
|
GEMINI_CFGPIN(244, GLOBAL_GMAC1_DATA_SKEW, 4, 7), /* GMAC1 RXD1 */
|
|
GEMINI_CFGPIN(317, GLOBAL_GMAC1_DATA_SKEW, 8, 11), /* GMAC1 RXD2 */
|
|
GEMINI_CFGPIN(299, GLOBAL_GMAC1_DATA_SKEW, 12, 15), /* GMAC1 RXD3 */
|
|
GEMINI_CFGPIN(261, GLOBAL_GMAC1_DATA_SKEW, 16, 19), /* GMAC1 TXD0 */
|
|
GEMINI_CFGPIN(279, GLOBAL_GMAC1_DATA_SKEW, 20, 23), /* GMAC1 TXD1 */
|
|
GEMINI_CFGPIN(297, GLOBAL_GMAC1_DATA_SKEW, 24, 27), /* GMAC1 TXD2 */
|
|
GEMINI_CFGPIN(315, GLOBAL_GMAC1_DATA_SKEW, 28, 31), /* GMAC1 TXD3 */
|
|
};
|
|
|
|
static const struct gemini_pin_conf gemini_confs_3516[] = {
|
|
GEMINI_CFGPIN(347, GLOBAL_GMAC_CTRL_SKEW, 0, 3), /* GMAC0 RXDV */
|
|
GEMINI_CFGPIN(386, GLOBAL_GMAC_CTRL_SKEW, 4, 7), /* GMAC0 RXC */
|
|
GEMINI_CFGPIN(307, GLOBAL_GMAC_CTRL_SKEW, 8, 11), /* GMAC0 TXEN */
|
|
GEMINI_CFGPIN(327, GLOBAL_GMAC_CTRL_SKEW, 12, 15), /* GMAC0 TXC */
|
|
GEMINI_CFGPIN(309, GLOBAL_GMAC_CTRL_SKEW, 16, 19), /* GMAC1 RXDV */
|
|
GEMINI_CFGPIN(390, GLOBAL_GMAC_CTRL_SKEW, 20, 23), /* GMAC1 RXC */
|
|
GEMINI_CFGPIN(370, GLOBAL_GMAC_CTRL_SKEW, 24, 27), /* GMAC1 TXEN */
|
|
GEMINI_CFGPIN(350, GLOBAL_GMAC_CTRL_SKEW, 28, 31), /* GMAC1 TXC */
|
|
GEMINI_CFGPIN(367, GLOBAL_GMAC0_DATA_SKEW, 0, 3), /* GMAC0 RXD0 */
|
|
GEMINI_CFGPIN(348, GLOBAL_GMAC0_DATA_SKEW, 4, 7), /* GMAC0 RXD1 */
|
|
GEMINI_CFGPIN(387, GLOBAL_GMAC0_DATA_SKEW, 8, 11), /* GMAC0 RXD2 */
|
|
GEMINI_CFGPIN(328, GLOBAL_GMAC0_DATA_SKEW, 12, 15), /* GMAC0 RXD3 */
|
|
GEMINI_CFGPIN(306, GLOBAL_GMAC0_DATA_SKEW, 16, 19), /* GMAC0 TXD0 */
|
|
GEMINI_CFGPIN(325, GLOBAL_GMAC0_DATA_SKEW, 20, 23), /* GMAC0 TXD1 */
|
|
GEMINI_CFGPIN(346, GLOBAL_GMAC0_DATA_SKEW, 24, 27), /* GMAC0 TXD2 */
|
|
GEMINI_CFGPIN(326, GLOBAL_GMAC0_DATA_SKEW, 28, 31), /* GMAC0 TXD3 */
|
|
GEMINI_CFGPIN(391, GLOBAL_GMAC1_DATA_SKEW, 0, 3), /* GMAC1 RXD0 */
|
|
GEMINI_CFGPIN(351, GLOBAL_GMAC1_DATA_SKEW, 4, 7), /* GMAC1 RXD1 */
|
|
GEMINI_CFGPIN(310, GLOBAL_GMAC1_DATA_SKEW, 8, 11), /* GMAC1 RXD2 */
|
|
GEMINI_CFGPIN(371, GLOBAL_GMAC1_DATA_SKEW, 12, 15), /* GMAC1 RXD3 */
|
|
GEMINI_CFGPIN(329, GLOBAL_GMAC1_DATA_SKEW, 16, 19), /* GMAC1 TXD0 */
|
|
GEMINI_CFGPIN(389, GLOBAL_GMAC1_DATA_SKEW, 20, 23), /* GMAC1 TXD1 */
|
|
GEMINI_CFGPIN(369, GLOBAL_GMAC1_DATA_SKEW, 24, 27), /* GMAC1 TXD2 */
|
|
GEMINI_CFGPIN(308, GLOBAL_GMAC1_DATA_SKEW, 28, 31), /* GMAC1 TXD3 */
|
|
};
|
|
|
|
static const struct gemini_pin_conf *gemini_get_pin_conf(struct gemini_pmx *pmx,
|
|
unsigned int pin)
|
|
{
|
|
const struct gemini_pin_conf *retconf;
|
|
int i;
|
|
|
|
for (i = 0; i < pmx->nconfs; i++) {
|
|
retconf = &pmx->confs[i];
|
|
if (retconf->pin == pin)
|
|
return retconf;
|
|
}
|
|
return NULL;
|
|
}
|
|
|
|
static int gemini_pinconf_get(struct pinctrl_dev *pctldev, unsigned int pin,
|
|
unsigned long *config)
|
|
{
|
|
struct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);
|
|
enum pin_config_param param = pinconf_to_config_param(*config);
|
|
const struct gemini_pin_conf *conf;
|
|
u32 val;
|
|
|
|
switch (param) {
|
|
case PIN_CONFIG_SKEW_DELAY:
|
|
conf = gemini_get_pin_conf(pmx, pin);
|
|
if (!conf)
|
|
return -ENOTSUPP;
|
|
regmap_read(pmx->map, conf->reg, &val);
|
|
val &= conf->mask;
|
|
val >>= (ffs(conf->mask) - 1);
|
|
*config = pinconf_to_config_packed(PIN_CONFIG_SKEW_DELAY, val);
|
|
break;
|
|
default:
|
|
return -ENOTSUPP;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int gemini_pinconf_set(struct pinctrl_dev *pctldev, unsigned int pin,
|
|
unsigned long *configs, unsigned int num_configs)
|
|
{
|
|
struct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);
|
|
const struct gemini_pin_conf *conf;
|
|
enum pin_config_param param;
|
|
u32 arg;
|
|
int ret = 0;
|
|
int i;
|
|
|
|
for (i = 0; i < num_configs; i++) {
|
|
param = pinconf_to_config_param(configs[i]);
|
|
arg = pinconf_to_config_argument(configs[i]);
|
|
|
|
switch (param) {
|
|
case PIN_CONFIG_SKEW_DELAY:
|
|
if (arg > 0xf)
|
|
return -EINVAL;
|
|
conf = gemini_get_pin_conf(pmx, pin);
|
|
if (!conf) {
|
|
dev_err(pmx->dev,
|
|
"invalid pin for skew delay %d\n", pin);
|
|
return -ENOTSUPP;
|
|
}
|
|
arg <<= (ffs(conf->mask) - 1);
|
|
dev_dbg(pmx->dev,
|
|
"set pin %d to skew delay mask %08x, val %08x\n",
|
|
pin, conf->mask, arg);
|
|
regmap_update_bits(pmx->map, conf->reg, conf->mask, arg);
|
|
break;
|
|
default:
|
|
dev_err(pmx->dev, "Invalid config param %04x\n", param);
|
|
return -ENOTSUPP;
|
|
}
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int gemini_pinconf_group_set(struct pinctrl_dev *pctldev,
|
|
unsigned selector,
|
|
unsigned long *configs,
|
|
unsigned num_configs)
|
|
{
|
|
struct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);
|
|
const struct gemini_pin_group *grp = NULL;
|
|
enum pin_config_param param;
|
|
u32 arg;
|
|
u32 val;
|
|
int i;
|
|
|
|
if (pmx->is_3512)
|
|
grp = &gemini_3512_pin_groups[selector];
|
|
if (pmx->is_3516)
|
|
grp = &gemini_3516_pin_groups[selector];
|
|
|
|
/* First figure out if this group supports configs */
|
|
if (!grp->driving_mask) {
|
|
dev_err(pmx->dev, "pin config group \"%s\" does "
|
|
"not support drive strength setting\n",
|
|
grp->name);
|
|
return -EINVAL;
|
|
}
|
|
|
|
for (i = 0; i < num_configs; i++) {
|
|
param = pinconf_to_config_param(configs[i]);
|
|
arg = pinconf_to_config_argument(configs[i]);
|
|
|
|
switch (param) {
|
|
case PIN_CONFIG_DRIVE_STRENGTH:
|
|
switch (arg) {
|
|
case 4:
|
|
val = 0;
|
|
break;
|
|
case 8:
|
|
val = 1;
|
|
break;
|
|
case 12:
|
|
val = 2;
|
|
break;
|
|
case 16:
|
|
val = 3;
|
|
break;
|
|
default:
|
|
dev_err(pmx->dev,
|
|
"invalid drive strength %d mA\n",
|
|
arg);
|
|
return -ENOTSUPP;
|
|
}
|
|
val <<= (ffs(grp->driving_mask) - 1);
|
|
regmap_update_bits(pmx->map, GLOBAL_IODRIVE,
|
|
grp->driving_mask,
|
|
val);
|
|
dev_dbg(pmx->dev,
|
|
"set group %s to %d mA drive strength mask %08x val %08x\n",
|
|
grp->name, arg, grp->driving_mask, val);
|
|
break;
|
|
default:
|
|
dev_err(pmx->dev, "invalid config param %04x\n", param);
|
|
return -ENOTSUPP;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct pinconf_ops gemini_pinconf_ops = {
|
|
.pin_config_get = gemini_pinconf_get,
|
|
.pin_config_set = gemini_pinconf_set,
|
|
.pin_config_group_set = gemini_pinconf_group_set,
|
|
.is_generic = true,
|
|
};
|
|
|
|
static struct pinctrl_desc gemini_pmx_desc = {
|
|
.name = DRIVER_NAME,
|
|
.pctlops = &gemini_pctrl_ops,
|
|
.pmxops = &gemini_pmx_ops,
|
|
.confops = &gemini_pinconf_ops,
|
|
.owner = THIS_MODULE,
|
|
};
|
|
|
|
static int gemini_pmx_probe(struct platform_device *pdev)
|
|
{
|
|
struct gemini_pmx *pmx;
|
|
struct regmap *map;
|
|
struct device *dev = &pdev->dev;
|
|
struct device *parent;
|
|
unsigned long tmp;
|
|
u32 val;
|
|
int ret;
|
|
int i;
|
|
|
|
/* Create state holders etc for this driver */
|
|
pmx = devm_kzalloc(&pdev->dev, sizeof(*pmx), GFP_KERNEL);
|
|
if (!pmx)
|
|
return -ENOMEM;
|
|
|
|
pmx->dev = &pdev->dev;
|
|
parent = dev->parent;
|
|
if (!parent) {
|
|
dev_err(dev, "no parent to pin controller\n");
|
|
return -ENODEV;
|
|
}
|
|
map = syscon_node_to_regmap(parent->of_node);
|
|
if (IS_ERR(map)) {
|
|
dev_err(dev, "no syscon regmap\n");
|
|
return PTR_ERR(map);
|
|
}
|
|
pmx->map = map;
|
|
|
|
/* Check that regmap works at first call, then no more */
|
|
ret = regmap_read(map, GLOBAL_WORD_ID, &val);
|
|
if (ret) {
|
|
dev_err(dev, "cannot access regmap\n");
|
|
return ret;
|
|
}
|
|
val >>= 8;
|
|
val &= 0xffff;
|
|
if (val == 0x3512) {
|
|
pmx->is_3512 = true;
|
|
pmx->confs = gemini_confs_3512;
|
|
pmx->nconfs = ARRAY_SIZE(gemini_confs_3512);
|
|
gemini_pmx_desc.pins = gemini_3512_pins;
|
|
gemini_pmx_desc.npins = ARRAY_SIZE(gemini_3512_pins);
|
|
dev_info(dev, "detected 3512 chip variant\n");
|
|
} else if (val == 0x3516) {
|
|
pmx->is_3516 = true;
|
|
pmx->confs = gemini_confs_3516;
|
|
pmx->nconfs = ARRAY_SIZE(gemini_confs_3516);
|
|
gemini_pmx_desc.pins = gemini_3516_pins;
|
|
gemini_pmx_desc.npins = ARRAY_SIZE(gemini_3516_pins);
|
|
dev_info(dev, "detected 3516 chip variant\n");
|
|
} else {
|
|
dev_err(dev, "unknown chip ID: %04x\n", val);
|
|
return -ENODEV;
|
|
}
|
|
|
|
ret = regmap_read(map, GLOBAL_MISC_CTRL, &val);
|
|
dev_info(dev, "GLOBAL MISC CTRL at boot: 0x%08x\n", val);
|
|
/* Mask off relevant pads */
|
|
val &= PADS_MASK;
|
|
/* Invert the meaning of the DRAM+flash pads */
|
|
val ^= 0x0f;
|
|
/* Print initial state */
|
|
tmp = val;
|
|
for_each_set_bit(i, &tmp, PADS_MAXBIT) {
|
|
dev_dbg(dev, "pad group %s %s\n", gemini_padgroups[i],
|
|
(val & BIT(i)) ? "enabled" : "disabled");
|
|
}
|
|
|
|
/* Check if flash pin is set */
|
|
regmap_read(map, GLOBAL_STATUS, &val);
|
|
pmx->flash_pin = !!(val & GLOBAL_STATUS_FLPIN);
|
|
dev_info(dev, "flash pin is %s\n", pmx->flash_pin ? "set" : "not set");
|
|
|
|
pmx->pctl = devm_pinctrl_register(dev, &gemini_pmx_desc, pmx);
|
|
if (IS_ERR(pmx->pctl)) {
|
|
dev_err(dev, "could not register pinmux driver\n");
|
|
return PTR_ERR(pmx->pctl);
|
|
}
|
|
|
|
dev_info(dev, "initialized Gemini pin control driver\n");
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id gemini_pinctrl_match[] = {
|
|
{ .compatible = "cortina,gemini-pinctrl" },
|
|
{},
|
|
};
|
|
|
|
static struct platform_driver gemini_pmx_driver = {
|
|
.driver = {
|
|
.name = DRIVER_NAME,
|
|
.of_match_table = gemini_pinctrl_match,
|
|
},
|
|
.probe = gemini_pmx_probe,
|
|
};
|
|
|
|
static int __init gemini_pmx_init(void)
|
|
{
|
|
return platform_driver_register(&gemini_pmx_driver);
|
|
}
|
|
arch_initcall(gemini_pmx_init);
|