mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-31 08:28:13 +00:00
e66774dd6f
There are 3 big benefits to suballocating a single big DMA buffer for command submission: 1. Avoid hammering CMA. The old way of allocating and freeing a DMA buffer for each submission was hitting some of the real slow pathes in CMA, as this allocator was not designed for a concurrent small buffers load. 2. Less TLB flushes on IOMMUv2. If a new command buffer is mapped into the GPU address space the MMU TLBs need to be flushed. By having one big buffer statically mapped to the GPU, a lot of those flushes can be avoided. 3. No funky workarounds for GC3000. The FE TLB flush on GC3000 isn't reliable. To work around that we tried to lay out the cmdbufs in the GPU address space in a way to avoid this issue. This hasn't always worked if the address space is crowded. A single statically mapped buffer avoids the erratum completely. Signed-off-by: Lucas Stach <l.stach@pengutronix.de> Reviewed-by: Christian Gmeiner <christian.gmeiner@gmail.com>
200 lines
4.8 KiB
C
200 lines
4.8 KiB
C
/*
|
|
* Copyright (C) 2015 Etnaviv Project
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
* the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef __ETNAVIV_GPU_H__
|
|
#define __ETNAVIV_GPU_H__
|
|
|
|
#include <linux/clk.h>
|
|
#include <linux/regulator/consumer.h>
|
|
|
|
#include "etnaviv_drv.h"
|
|
|
|
struct etnaviv_gem_submit;
|
|
struct etnaviv_vram_mapping;
|
|
|
|
struct etnaviv_chip_identity {
|
|
/* Chip model. */
|
|
u32 model;
|
|
|
|
/* Revision value.*/
|
|
u32 revision;
|
|
|
|
/* Supported feature fields. */
|
|
u32 features;
|
|
|
|
/* Supported minor feature fields. */
|
|
u32 minor_features0;
|
|
|
|
/* Supported minor feature 1 fields. */
|
|
u32 minor_features1;
|
|
|
|
/* Supported minor feature 2 fields. */
|
|
u32 minor_features2;
|
|
|
|
/* Supported minor feature 3 fields. */
|
|
u32 minor_features3;
|
|
|
|
/* Supported minor feature 4 fields. */
|
|
u32 minor_features4;
|
|
|
|
/* Supported minor feature 5 fields. */
|
|
u32 minor_features5;
|
|
|
|
/* Number of streams supported. */
|
|
u32 stream_count;
|
|
|
|
/* Total number of temporary registers per thread. */
|
|
u32 register_max;
|
|
|
|
/* Maximum number of threads. */
|
|
u32 thread_count;
|
|
|
|
/* Number of shader cores. */
|
|
u32 shader_core_count;
|
|
|
|
/* Size of the vertex cache. */
|
|
u32 vertex_cache_size;
|
|
|
|
/* Number of entries in the vertex output buffer. */
|
|
u32 vertex_output_buffer_size;
|
|
|
|
/* Number of pixel pipes. */
|
|
u32 pixel_pipes;
|
|
|
|
/* Number of instructions. */
|
|
u32 instruction_count;
|
|
|
|
/* Number of constants. */
|
|
u32 num_constants;
|
|
|
|
/* Buffer size */
|
|
u32 buffer_size;
|
|
|
|
/* Number of varyings */
|
|
u8 varyings_count;
|
|
};
|
|
|
|
struct etnaviv_event {
|
|
bool used;
|
|
struct dma_fence *fence;
|
|
};
|
|
|
|
struct etnaviv_cmdbuf_suballoc;
|
|
struct etnaviv_cmdbuf;
|
|
|
|
struct etnaviv_gpu {
|
|
struct drm_device *drm;
|
|
struct device *dev;
|
|
struct mutex lock;
|
|
struct etnaviv_chip_identity identity;
|
|
struct etnaviv_file_private *lastctx;
|
|
bool switch_context;
|
|
|
|
/* 'ring'-buffer: */
|
|
struct etnaviv_cmdbuf *buffer;
|
|
int exec_state;
|
|
|
|
/* bus base address of memory */
|
|
u32 memory_base;
|
|
|
|
/* event management: */
|
|
struct etnaviv_event event[30];
|
|
struct completion event_free;
|
|
spinlock_t event_spinlock;
|
|
|
|
/* list of currently in-flight command buffers */
|
|
struct list_head active_cmd_list;
|
|
|
|
u32 idle_mask;
|
|
|
|
/* Fencing support */
|
|
u32 next_fence;
|
|
u32 active_fence;
|
|
u32 completed_fence;
|
|
u32 retired_fence;
|
|
wait_queue_head_t fence_event;
|
|
u64 fence_context;
|
|
spinlock_t fence_spinlock;
|
|
|
|
/* worker for handling active-list retiring: */
|
|
struct work_struct retire_work;
|
|
|
|
void __iomem *mmio;
|
|
int irq;
|
|
|
|
struct etnaviv_iommu *mmu;
|
|
struct etnaviv_cmdbuf_suballoc *cmdbuf_suballoc;
|
|
|
|
/* Power Control: */
|
|
struct clk *clk_bus;
|
|
struct clk *clk_core;
|
|
struct clk *clk_shader;
|
|
|
|
/* Hang Detction: */
|
|
#define DRM_ETNAVIV_HANGCHECK_PERIOD 500 /* in ms */
|
|
#define DRM_ETNAVIV_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_ETNAVIV_HANGCHECK_PERIOD)
|
|
struct timer_list hangcheck_timer;
|
|
u32 hangcheck_fence;
|
|
u32 hangcheck_dma_addr;
|
|
struct work_struct recover_work;
|
|
};
|
|
|
|
static inline void gpu_write(struct etnaviv_gpu *gpu, u32 reg, u32 data)
|
|
{
|
|
etnaviv_writel(data, gpu->mmio + reg);
|
|
}
|
|
|
|
static inline u32 gpu_read(struct etnaviv_gpu *gpu, u32 reg)
|
|
{
|
|
return etnaviv_readl(gpu->mmio + reg);
|
|
}
|
|
|
|
static inline bool fence_completed(struct etnaviv_gpu *gpu, u32 fence)
|
|
{
|
|
return fence_after_eq(gpu->completed_fence, fence);
|
|
}
|
|
|
|
static inline bool fence_retired(struct etnaviv_gpu *gpu, u32 fence)
|
|
{
|
|
return fence_after_eq(gpu->retired_fence, fence);
|
|
}
|
|
|
|
int etnaviv_gpu_get_param(struct etnaviv_gpu *gpu, u32 param, u64 *value);
|
|
|
|
int etnaviv_gpu_init(struct etnaviv_gpu *gpu);
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
int etnaviv_gpu_debugfs(struct etnaviv_gpu *gpu, struct seq_file *m);
|
|
#endif
|
|
|
|
int etnaviv_gpu_fence_sync_obj(struct etnaviv_gem_object *etnaviv_obj,
|
|
unsigned int context, bool exclusive);
|
|
|
|
void etnaviv_gpu_retire(struct etnaviv_gpu *gpu);
|
|
int etnaviv_gpu_wait_fence_interruptible(struct etnaviv_gpu *gpu,
|
|
u32 fence, struct timespec *timeout);
|
|
int etnaviv_gpu_wait_obj_inactive(struct etnaviv_gpu *gpu,
|
|
struct etnaviv_gem_object *etnaviv_obj, struct timespec *timeout);
|
|
int etnaviv_gpu_submit(struct etnaviv_gpu *gpu,
|
|
struct etnaviv_gem_submit *submit, struct etnaviv_cmdbuf *cmdbuf);
|
|
int etnaviv_gpu_pm_get_sync(struct etnaviv_gpu *gpu);
|
|
void etnaviv_gpu_pm_put(struct etnaviv_gpu *gpu);
|
|
int etnaviv_gpu_wait_idle(struct etnaviv_gpu *gpu, unsigned int timeout_ms);
|
|
void etnaviv_gpu_start_fe(struct etnaviv_gpu *gpu, u32 address, u16 prefetch);
|
|
|
|
extern struct platform_driver etnaviv_gpu_driver;
|
|
|
|
#endif /* __ETNAVIV_GPU_H__ */
|