mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-23 17:30:02 +00:00
05f9e36370
Add support for the resets on Microchip's PolarFire SoC (MPFS). Reset control is a single register, wedged in between registers for clock control. To fit with existed DT etc, the reset controller is created using the aux device framework & set up in the clock driver. Reviewed-by: Philipp Zabel <p.zabel@pengutronix.de> Acked-by: Philipp Zabel <p.zabel@pengutronix.de> Reviewed-by: Daire McNamara <daire.mcnamara@microchip.com> Signed-off-by: Conor Dooley <conor.dooley@microchip.com> Reviewed-by: Claudiu Beznea <claudiu.beznea@microchip.com> Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com> Link: https://lore.kernel.org/r/20220909123123.2699583-6-conor.dooley@microchip.com
43 lines
1.9 KiB
Makefile
43 lines
1.9 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
obj-y += core.o
|
|
obj-y += hisilicon/
|
|
obj-$(CONFIG_ARCH_STI) += sti/
|
|
obj-$(CONFIG_ARCH_TEGRA) += tegra/
|
|
obj-$(CONFIG_RESET_A10SR) += reset-a10sr.o
|
|
obj-$(CONFIG_RESET_ATH79) += reset-ath79.o
|
|
obj-$(CONFIG_RESET_AXS10X) += reset-axs10x.o
|
|
obj-$(CONFIG_RESET_BCM6345) += reset-bcm6345.o
|
|
obj-$(CONFIG_RESET_BERLIN) += reset-berlin.o
|
|
obj-$(CONFIG_RESET_BRCMSTB) += reset-brcmstb.o
|
|
obj-$(CONFIG_RESET_BRCMSTB_RESCAL) += reset-brcmstb-rescal.o
|
|
obj-$(CONFIG_RESET_HSDK) += reset-hsdk.o
|
|
obj-$(CONFIG_RESET_IMX7) += reset-imx7.o
|
|
obj-$(CONFIG_RESET_INTEL_GW) += reset-intel-gw.o
|
|
obj-$(CONFIG_RESET_K210) += reset-k210.o
|
|
obj-$(CONFIG_RESET_LANTIQ) += reset-lantiq.o
|
|
obj-$(CONFIG_RESET_LPC18XX) += reset-lpc18xx.o
|
|
obj-$(CONFIG_RESET_MCHP_SPARX5) += reset-microchip-sparx5.o
|
|
obj-$(CONFIG_RESET_MESON) += reset-meson.o
|
|
obj-$(CONFIG_RESET_MESON_AUDIO_ARB) += reset-meson-audio-arb.o
|
|
obj-$(CONFIG_RESET_NPCM) += reset-npcm.o
|
|
obj-$(CONFIG_RESET_OXNAS) += reset-oxnas.o
|
|
obj-$(CONFIG_RESET_PISTACHIO) += reset-pistachio.o
|
|
obj-$(CONFIG_RESET_POLARFIRE_SOC) += reset-mpfs.o
|
|
obj-$(CONFIG_RESET_QCOM_AOSS) += reset-qcom-aoss.o
|
|
obj-$(CONFIG_RESET_QCOM_PDC) += reset-qcom-pdc.o
|
|
obj-$(CONFIG_RESET_RASPBERRYPI) += reset-raspberrypi.o
|
|
obj-$(CONFIG_RESET_RZG2L_USBPHY_CTRL) += reset-rzg2l-usbphy-ctrl.o
|
|
obj-$(CONFIG_RESET_SCMI) += reset-scmi.o
|
|
obj-$(CONFIG_RESET_SIMPLE) += reset-simple.o
|
|
obj-$(CONFIG_RESET_SOCFPGA) += reset-socfpga.o
|
|
obj-$(CONFIG_RESET_STARFIVE_JH7100) += reset-starfive-jh7100.o
|
|
obj-$(CONFIG_RESET_SUNPLUS) += reset-sunplus.o
|
|
obj-$(CONFIG_RESET_SUNXI) += reset-sunxi.o
|
|
obj-$(CONFIG_RESET_TI_SCI) += reset-ti-sci.o
|
|
obj-$(CONFIG_RESET_TI_SYSCON) += reset-ti-syscon.o
|
|
obj-$(CONFIG_RESET_TI_TPS380X) += reset-tps380x.o
|
|
obj-$(CONFIG_RESET_TN48M_CPLD) += reset-tn48m.o
|
|
obj-$(CONFIG_RESET_UNIPHIER) += reset-uniphier.o
|
|
obj-$(CONFIG_RESET_UNIPHIER_GLUE) += reset-uniphier-glue.o
|
|
obj-$(CONFIG_RESET_ZYNQ) += reset-zynq.o
|
|
obj-$(CONFIG_ARCH_ZYNQMP) += reset-zynqmp.o
|