mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-14 06:35:12 +00:00
dd79b7e367
SD Host controller on Milbeaut consists of two controller parts. One is core controller F_SDH30, this is similar to sdhci-fujitsu controller. Another is bridge controller. This bridge controller is not compatible with sdhci-fujitsu controller. This is special for Milbeaut series. This has some functions. For example, reset control, clock enable/select for SDR50/25/12, set property of SD physical pins, retuning control, set capabilityies. This bridge controller requires special procedures at reset or clock enablement or change for further tuning of clock. Signed-off-by: Takao Orito <orito.takao@socionext.com> Acked-by: Adrian Hunter <adrian.hunter@intel.com> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
32 lines
1,007 B
C
32 lines
1,007 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) 2013 - 2015 Fujitsu Semiconductor, Ltd
|
|
* Vincent Yang <vincent.yang@tw.fujitsu.com>
|
|
* Copyright (C) 2015 Linaro Ltd Andy Green <andy.green@linaro.org>
|
|
* Copyright (C) 2019 Socionext Inc.
|
|
*
|
|
*/
|
|
|
|
/* F_SDH30 extended Controller registers */
|
|
#define F_SDH30_AHB_CONFIG 0x100
|
|
#define F_SDH30_AHB_BIGED BIT(6)
|
|
#define F_SDH30_BUSLOCK_DMA BIT(5)
|
|
#define F_SDH30_BUSLOCK_EN BIT(4)
|
|
#define F_SDH30_SIN BIT(3)
|
|
#define F_SDH30_AHB_INCR_16 BIT(2)
|
|
#define F_SDH30_AHB_INCR_8 BIT(1)
|
|
#define F_SDH30_AHB_INCR_4 BIT(0)
|
|
|
|
#define F_SDH30_TUNING_SETTING 0x108
|
|
#define F_SDH30_CMD_CHK_DIS BIT(16)
|
|
|
|
#define F_SDH30_IO_CONTROL2 0x114
|
|
#define F_SDH30_CRES_O_DN BIT(19)
|
|
#define F_SDH30_MSEL_O_1_8 BIT(18)
|
|
|
|
#define F_SDH30_ESD_CONTROL 0x124
|
|
#define F_SDH30_EMMC_RST BIT(1)
|
|
#define F_SDH30_CMD_DAT_DELAY BIT(9)
|
|
#define F_SDH30_EMMC_HS200 BIT(24)
|
|
|
|
#define F_SDH30_MIN_CLOCK 400000
|