mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-05 10:29:37 +00:00
![Johannes Berg](/assets/img/avatar_default.png)
Instead of __raw_*, define imx_* to *_relaxed and use those. Using imx_* was requested by Arnd because *_relaxed tends to indicate that the code was carefully reviewed to not require any synchronisation and otherwise be safe, which isn't the case here with the automatic conversion. The conversion itself was done using the following spatch (since that automatically adjusts the coding style unlike a simple search&replace). @@ expression E1, E2; @@ -__raw_writel(E1, E2) +imx_writel(E1, E2) @@ expression E1, E2; @@ -__raw_writew(E1, E2) +imx_writew(E1, E2) @@ expression E1; @@ -__raw_readl(E1) +imx_readl(E1) @@ expression E1; @@ -__raw_readw(E1) +imx_readw(E1) Signed-off-by: Johannes Berg <johannes@sipsolutions.net> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
228 lines
5.4 KiB
C
228 lines
5.4 KiB
C
/*
|
|
* linux/arch/arm/plat-mxc/epit.c
|
|
*
|
|
* Copyright (C) 2010 Sascha Hauer <s.hauer@pengutronix.de>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301, USA.
|
|
*/
|
|
|
|
#define EPITCR 0x00
|
|
#define EPITSR 0x04
|
|
#define EPITLR 0x08
|
|
#define EPITCMPR 0x0c
|
|
#define EPITCNR 0x10
|
|
|
|
#define EPITCR_EN (1 << 0)
|
|
#define EPITCR_ENMOD (1 << 1)
|
|
#define EPITCR_OCIEN (1 << 2)
|
|
#define EPITCR_RLD (1 << 3)
|
|
#define EPITCR_PRESC(x) (((x) & 0xfff) << 4)
|
|
#define EPITCR_SWR (1 << 16)
|
|
#define EPITCR_IOVW (1 << 17)
|
|
#define EPITCR_DBGEN (1 << 18)
|
|
#define EPITCR_WAITEN (1 << 19)
|
|
#define EPITCR_RES (1 << 20)
|
|
#define EPITCR_STOPEN (1 << 21)
|
|
#define EPITCR_OM_DISCON (0 << 22)
|
|
#define EPITCR_OM_TOGGLE (1 << 22)
|
|
#define EPITCR_OM_CLEAR (2 << 22)
|
|
#define EPITCR_OM_SET (3 << 22)
|
|
#define EPITCR_CLKSRC_OFF (0 << 24)
|
|
#define EPITCR_CLKSRC_PERIPHERAL (1 << 24)
|
|
#define EPITCR_CLKSRC_REF_HIGH (1 << 24)
|
|
#define EPITCR_CLKSRC_REF_LOW (3 << 24)
|
|
|
|
#define EPITSR_OCIF (1 << 0)
|
|
|
|
#include <linux/interrupt.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/clockchips.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/err.h>
|
|
#include <asm/mach/time.h>
|
|
|
|
#include "common.h"
|
|
#include "hardware.h"
|
|
|
|
static struct clock_event_device clockevent_epit;
|
|
|
|
static void __iomem *timer_base;
|
|
|
|
static inline void epit_irq_disable(void)
|
|
{
|
|
u32 val;
|
|
|
|
val = imx_readl(timer_base + EPITCR);
|
|
val &= ~EPITCR_OCIEN;
|
|
imx_writel(val, timer_base + EPITCR);
|
|
}
|
|
|
|
static inline void epit_irq_enable(void)
|
|
{
|
|
u32 val;
|
|
|
|
val = imx_readl(timer_base + EPITCR);
|
|
val |= EPITCR_OCIEN;
|
|
imx_writel(val, timer_base + EPITCR);
|
|
}
|
|
|
|
static void epit_irq_acknowledge(void)
|
|
{
|
|
imx_writel(EPITSR_OCIF, timer_base + EPITSR);
|
|
}
|
|
|
|
static int __init epit_clocksource_init(struct clk *timer_clk)
|
|
{
|
|
unsigned int c = clk_get_rate(timer_clk);
|
|
|
|
return clocksource_mmio_init(timer_base + EPITCNR, "epit", c, 200, 32,
|
|
clocksource_mmio_readl_down);
|
|
}
|
|
|
|
/* clock event */
|
|
|
|
static int epit_set_next_event(unsigned long evt,
|
|
struct clock_event_device *unused)
|
|
{
|
|
unsigned long tcmp;
|
|
|
|
tcmp = imx_readl(timer_base + EPITCNR);
|
|
|
|
imx_writel(tcmp - evt, timer_base + EPITCMPR);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* Left event sources disabled, no more interrupts appear */
|
|
static int epit_shutdown(struct clock_event_device *evt)
|
|
{
|
|
unsigned long flags;
|
|
|
|
/*
|
|
* The timer interrupt generation is disabled at least
|
|
* for enough time to call epit_set_next_event()
|
|
*/
|
|
local_irq_save(flags);
|
|
|
|
/* Disable interrupt in GPT module */
|
|
epit_irq_disable();
|
|
|
|
/* Clear pending interrupt */
|
|
epit_irq_acknowledge();
|
|
|
|
local_irq_restore(flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int epit_set_oneshot(struct clock_event_device *evt)
|
|
{
|
|
unsigned long flags;
|
|
|
|
/*
|
|
* The timer interrupt generation is disabled at least
|
|
* for enough time to call epit_set_next_event()
|
|
*/
|
|
local_irq_save(flags);
|
|
|
|
/* Disable interrupt in GPT module */
|
|
epit_irq_disable();
|
|
|
|
/* Clear pending interrupt, only while switching mode */
|
|
if (!clockevent_state_oneshot(evt))
|
|
epit_irq_acknowledge();
|
|
|
|
/*
|
|
* Do not put overhead of interrupt enable/disable into
|
|
* epit_set_next_event(), the core has about 4 minutes
|
|
* to call epit_set_next_event() or shutdown clock after
|
|
* mode switching
|
|
*/
|
|
epit_irq_enable();
|
|
local_irq_restore(flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* IRQ handler for the timer
|
|
*/
|
|
static irqreturn_t epit_timer_interrupt(int irq, void *dev_id)
|
|
{
|
|
struct clock_event_device *evt = &clockevent_epit;
|
|
|
|
epit_irq_acknowledge();
|
|
|
|
evt->event_handler(evt);
|
|
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
static struct irqaction epit_timer_irq = {
|
|
.name = "i.MX EPIT Timer Tick",
|
|
.flags = IRQF_TIMER | IRQF_IRQPOLL,
|
|
.handler = epit_timer_interrupt,
|
|
};
|
|
|
|
static struct clock_event_device clockevent_epit = {
|
|
.name = "epit",
|
|
.features = CLOCK_EVT_FEAT_ONESHOT,
|
|
.set_state_shutdown = epit_shutdown,
|
|
.tick_resume = epit_shutdown,
|
|
.set_state_oneshot = epit_set_oneshot,
|
|
.set_next_event = epit_set_next_event,
|
|
.rating = 200,
|
|
};
|
|
|
|
static int __init epit_clockevent_init(struct clk *timer_clk)
|
|
{
|
|
clockevent_epit.cpumask = cpumask_of(0);
|
|
clockevents_config_and_register(&clockevent_epit,
|
|
clk_get_rate(timer_clk),
|
|
0x800, 0xfffffffe);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void __init epit_timer_init(void __iomem *base, int irq)
|
|
{
|
|
struct clk *timer_clk;
|
|
|
|
timer_clk = clk_get_sys("imx-epit.0", NULL);
|
|
if (IS_ERR(timer_clk)) {
|
|
pr_err("i.MX epit: unable to get clk\n");
|
|
return;
|
|
}
|
|
|
|
clk_prepare_enable(timer_clk);
|
|
|
|
timer_base = base;
|
|
|
|
/*
|
|
* Initialise to a known state (all timers off, and timing reset)
|
|
*/
|
|
imx_writel(0x0, timer_base + EPITCR);
|
|
|
|
imx_writel(0xffffffff, timer_base + EPITLR);
|
|
imx_writel(EPITCR_EN | EPITCR_CLKSRC_REF_HIGH | EPITCR_WAITEN,
|
|
timer_base + EPITCR);
|
|
|
|
/* init and register the timer to the framework */
|
|
epit_clocksource_init(timer_clk);
|
|
epit_clockevent_init(timer_clk);
|
|
|
|
/* Make irqs happen */
|
|
setup_irq(irq, &epit_timer_irq);
|
|
}
|