mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-25 02:09:42 +00:00
![Linus Torvalds](/assets/img/avatar_default.png)
- Core functionality: - Enable exclusive pin ownership: it is possible to flag a pin controller so that GPIO and other functions cannot use a single pin simultaneously. - New drivers: - NXP LPC18xx System Control Unit pin controller - Imagination Pistachio SoC pin controller - New subdrivers: - Freescale i.MX7d SoC - Intel Sunrisepoint-H PCH - Renesas PFC R8A7793 - Renesas PFC R8A7794 - Mediatek MT6397, MT8127 - SiRF Atlas 7 - Allwinner A33 - Qualcomm MSM8660 - Marvell Armada 395 - Rockchip RK3368 - Cleanups: - A big cleanup of the Marvell MVEBU driver rectifying it to correspond to reality - Drop platform device probing from the SH PFC driver, we are now a DT only shop for SuperH - Drop obsolte multi-platform check for SH PFC - Various janitorial: constification, grammar etc - Improvements: - The AT91 GPIO portions now supports the set_multiple() feature - Split out SPI pins on the Xilinx Zynq - Support DTs without specific function nodes in the i.MX driver -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJVin37AAoJEEEQszewGV1zIlQP/i6+C47z3OV67hYAOmlGoynl wsdTFbyp+GIPl3N1r0lRzxOfQsuc9t93iDMrC5ssN9VFaj8MgH/j3XKWf5A55iVn u7nNQzIFjzTwl58/Pu4oM+d9l5i26o44teFKh3xI4aup4AFed3+lDkQtRipgo29c V4y+6SaQxQ46e2qaOAM20gEagm2a8EvChn1Zo/HLQnnmZcKBxgObJna7iTZWm+fN LzyBWtczFYPxfQ9IqYzklyeou4ohfrcHzqN71IEtmGMXxob+i04QS9FQXaPitgBG UORjwFVh8690n3ETQobjLrylOF5F/3+RdCGqanYOLgaJ0aix4+EByLz9FbxLPnJk 4Utijk2SKxLUb3dXZIfpwKtmPmvLJkFqwSazN5WDIg9Rjqz/H1p9UTWP0cfPRwJa 9INDZeK833kjYdtK6UMBpuNFkgGtpKTlhMX/cI78KYsEwVgK8r69b7uNr+2OUMgh 4i7dbHgb5/NpHlUlacVPTBvXf7C1iQ//vqh0Oc20lp/mAY1tVGuYRHno6QVyRtfS DmCNPtbAgCa9FmP/t5NA8a3wana2ObTT2NCNMGEue7tJxVX4YaLpwIAEnUSHSJOQ seI8HT2M1yEiSes9V+OuigHt3pKk68fMe0ZqDkovcd4QBlub6WTAPXWrXpbHtBCo k+hT8TlDYaDbQkNDzXtg =UyKm -----END PGP SIGNATURE----- Merge tag 'pinctrl-v4.2-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl Pull pin control updates from Linus Walleij: "Here is the bulk of pin control changes for the v4.2 series: Quite a lot of new SoC subdrivers and two new main drivers this time, apart from that business as usual. Details: Core functionality: - Enable exclusive pin ownership: it is possible to flag a pin controller so that GPIO and other functions cannot use a single pin simultaneously. New drivers: - NXP LPC18xx System Control Unit pin controller - Imagination Pistachio SoC pin controller New subdrivers: - Freescale i.MX7d SoC - Intel Sunrisepoint-H PCH - Renesas PFC R8A7793 - Renesas PFC R8A7794 - Mediatek MT6397, MT8127 - SiRF Atlas 7 - Allwinner A33 - Qualcomm MSM8660 - Marvell Armada 395 - Rockchip RK3368 Cleanups: - A big cleanup of the Marvell MVEBU driver rectifying it to correspond to reality - Drop platform device probing from the SH PFC driver, we are now a DT only shop for SuperH - Drop obsolte multi-platform check for SH PFC - Various janitorial: constification, grammar etc Improvements: - The AT91 GPIO portions now supports the set_multiple() feature - Split out SPI pins on the Xilinx Zynq - Support DTs without specific function nodes in the i.MX driver" * tag 'pinctrl-v4.2-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl: (99 commits) pinctrl: rockchip: add support for the rk3368 pinctrl: rockchip: generalize perpin driver-strength setting pinctrl: sh-pfc: r8a7794: add SDHI pin groups pinctrl: sh-pfc: r8a7794: add MMCIF pin groups pinctrl: sh-pfc: add R8A7794 PFC support pinctrl: make pinctrl_register() return proper error code pinctrl: mvebu: armada-39x: add support for Armada 395 variant pinctrl: mvebu: armada-39x: add missing SATA functions pinctrl: mvebu: armada-39x: add missing PCIe functions pinctrl: mvebu: armada-38x: add ptp functions pinctrl: mvebu: armada-38x: add ua1 functions pinctrl: mvebu: armada-38x: add nand functions pinctrl: mvebu: armada-38x: add sata functions pinctrl: mvebu: armada-xp: add dram functions pinctrl: mvebu: armada-xp: add nand rb function pinctrl: mvebu: armada-xp: add spi1 function pinctrl: mvebu: armada-39x: normalize ref clock naming pinctrl: mvebu: armada-xp: rename spi to spi0 pinctrl: mvebu: armada-370: align spi1 clock pin naming pinctrl: mvebu: armada-370: align VDD cpu-pd pin naming with datasheet ...
438 lines
14 KiB
C
438 lines
14 KiB
C
/*
|
|
* Marvell Armada 370 pinctrl driver based on mvebu pinctrl core
|
|
*
|
|
* Copyright (C) 2012 Marvell
|
|
*
|
|
* Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#include <linux/err.h>
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <linux/module.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/pinctrl/pinctrl.h>
|
|
|
|
#include "pinctrl-mvebu.h"
|
|
|
|
static void __iomem *mpp_base;
|
|
|
|
static int armada_370_mpp_ctrl_get(unsigned pid, unsigned long *config)
|
|
{
|
|
return default_mpp_ctrl_get(mpp_base, pid, config);
|
|
}
|
|
|
|
static int armada_370_mpp_ctrl_set(unsigned pid, unsigned long config)
|
|
{
|
|
return default_mpp_ctrl_set(mpp_base, pid, config);
|
|
}
|
|
|
|
static struct mvebu_mpp_mode mv88f6710_mpp_modes[] = {
|
|
MPP_MODE(0,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "uart0", "rxd")),
|
|
MPP_MODE(1,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "uart0", "txd")),
|
|
MPP_MODE(2,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "i2c0", "sck"),
|
|
MPP_FUNCTION(0x2, "uart0", "txd")),
|
|
MPP_MODE(3,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "i2c0", "sda"),
|
|
MPP_FUNCTION(0x2, "uart0", "rxd")),
|
|
MPP_MODE(4,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "vdd", "cpu-pd")),
|
|
MPP_MODE(5,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "txclkout"),
|
|
MPP_FUNCTION(0x2, "uart1", "txd"),
|
|
MPP_FUNCTION(0x4, "spi1", "sck"),
|
|
MPP_FUNCTION(0x5, "audio", "mclk")),
|
|
MPP_MODE(6,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "txd0"),
|
|
MPP_FUNCTION(0x2, "sata0", "prsnt"),
|
|
MPP_FUNCTION(0x4, "tdm", "rst"),
|
|
MPP_FUNCTION(0x5, "audio", "sdo")),
|
|
MPP_MODE(7,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "txd1"),
|
|
MPP_FUNCTION(0x4, "tdm", "dtx"),
|
|
MPP_FUNCTION(0x5, "audio", "lrclk")),
|
|
MPP_MODE(8,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "txd2"),
|
|
MPP_FUNCTION(0x2, "uart0", "rts"),
|
|
MPP_FUNCTION(0x4, "tdm", "drx"),
|
|
MPP_FUNCTION(0x5, "audio", "bclk")),
|
|
MPP_MODE(9,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "txd3"),
|
|
MPP_FUNCTION(0x2, "uart1", "txd"),
|
|
MPP_FUNCTION(0x3, "sd0", "clk"),
|
|
MPP_FUNCTION(0x5, "audio", "spdifo")),
|
|
MPP_MODE(10,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "txctl"),
|
|
MPP_FUNCTION(0x2, "uart0", "cts"),
|
|
MPP_FUNCTION(0x4, "tdm", "fsync"),
|
|
MPP_FUNCTION(0x5, "audio", "sdi")),
|
|
MPP_MODE(11,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "rxd0"),
|
|
MPP_FUNCTION(0x2, "uart1", "rxd"),
|
|
MPP_FUNCTION(0x3, "sd0", "cmd"),
|
|
MPP_FUNCTION(0x4, "spi0", "cs1"),
|
|
MPP_FUNCTION(0x5, "sata1", "prsnt"),
|
|
MPP_FUNCTION(0x6, "spi1", "cs1")),
|
|
MPP_MODE(12,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "rxd1"),
|
|
MPP_FUNCTION(0x2, "i2c1", "sda"),
|
|
MPP_FUNCTION(0x3, "sd0", "d0"),
|
|
MPP_FUNCTION(0x4, "spi1", "cs0"),
|
|
MPP_FUNCTION(0x5, "audio", "spdifi")),
|
|
MPP_MODE(13,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "rxd2"),
|
|
MPP_FUNCTION(0x2, "i2c1", "sck"),
|
|
MPP_FUNCTION(0x3, "sd0", "d1"),
|
|
MPP_FUNCTION(0x4, "tdm", "pclk"),
|
|
MPP_FUNCTION(0x5, "audio", "rmclk")),
|
|
MPP_MODE(14,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "rxd3"),
|
|
MPP_FUNCTION(0x2, "pcie", "clkreq0"),
|
|
MPP_FUNCTION(0x3, "sd0", "d2"),
|
|
MPP_FUNCTION(0x4, "spi1", "mosi"),
|
|
MPP_FUNCTION(0x5, "spi0", "cs2")),
|
|
MPP_MODE(15,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "rxctl"),
|
|
MPP_FUNCTION(0x2, "pcie", "clkreq1"),
|
|
MPP_FUNCTION(0x3, "sd0", "d3"),
|
|
MPP_FUNCTION(0x4, "spi1", "miso"),
|
|
MPP_FUNCTION(0x5, "spi0", "cs3")),
|
|
MPP_MODE(16,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "rxclk"),
|
|
MPP_FUNCTION(0x2, "uart1", "rxd"),
|
|
MPP_FUNCTION(0x4, "tdm", "int"),
|
|
MPP_FUNCTION(0x5, "audio", "extclk")),
|
|
MPP_MODE(17,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "ge", "mdc")),
|
|
MPP_MODE(18,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge", "mdio")),
|
|
MPP_MODE(19,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "txclk"),
|
|
MPP_FUNCTION(0x2, "ge1", "txclkout"),
|
|
MPP_FUNCTION(0x4, "tdm", "pclk")),
|
|
MPP_MODE(20,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "txd4"),
|
|
MPP_FUNCTION(0x2, "ge1", "txd0")),
|
|
MPP_MODE(21,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "txd5"),
|
|
MPP_FUNCTION(0x2, "ge1", "txd1"),
|
|
MPP_FUNCTION(0x4, "uart1", "txd")),
|
|
MPP_MODE(22,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "txd6"),
|
|
MPP_FUNCTION(0x2, "ge1", "txd2"),
|
|
MPP_FUNCTION(0x4, "uart0", "rts")),
|
|
MPP_MODE(23,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "txd7"),
|
|
MPP_FUNCTION(0x2, "ge1", "txd3"),
|
|
MPP_FUNCTION(0x4, "spi1", "mosi")),
|
|
MPP_MODE(24,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "col"),
|
|
MPP_FUNCTION(0x2, "ge1", "txctl"),
|
|
MPP_FUNCTION(0x4, "spi1", "cs0")),
|
|
MPP_MODE(25,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "rxerr"),
|
|
MPP_FUNCTION(0x2, "ge1", "rxd0"),
|
|
MPP_FUNCTION(0x4, "uart1", "rxd")),
|
|
MPP_MODE(26,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "crs"),
|
|
MPP_FUNCTION(0x2, "ge1", "rxd1"),
|
|
MPP_FUNCTION(0x4, "spi1", "miso")),
|
|
MPP_MODE(27,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "rxd4"),
|
|
MPP_FUNCTION(0x2, "ge1", "rxd2"),
|
|
MPP_FUNCTION(0x4, "uart0", "cts")),
|
|
MPP_MODE(28,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "rxd5"),
|
|
MPP_FUNCTION(0x2, "ge1", "rxd3")),
|
|
MPP_MODE(29,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "rxd6"),
|
|
MPP_FUNCTION(0x2, "ge1", "rxctl"),
|
|
MPP_FUNCTION(0x4, "i2c1", "sda")),
|
|
MPP_MODE(30,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "ge0", "rxd7"),
|
|
MPP_FUNCTION(0x2, "ge1", "rxclk"),
|
|
MPP_FUNCTION(0x4, "i2c1", "sck")),
|
|
MPP_MODE(31,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x3, "tclk", NULL),
|
|
MPP_FUNCTION(0x4, "ge0", "txerr")),
|
|
MPP_MODE(32,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "spi0", "cs0")),
|
|
MPP_MODE(33,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "bootcs"),
|
|
MPP_FUNCTION(0x2, "spi0", "cs0")),
|
|
MPP_MODE(34,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "we0"),
|
|
MPP_FUNCTION(0x2, "spi0", "mosi")),
|
|
MPP_MODE(35,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "oe"),
|
|
MPP_FUNCTION(0x2, "spi0", "sck")),
|
|
MPP_MODE(36,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "a1"),
|
|
MPP_FUNCTION(0x2, "spi0", "miso")),
|
|
MPP_MODE(37,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "a0"),
|
|
MPP_FUNCTION(0x2, "sata0", "prsnt")),
|
|
MPP_MODE(38,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ready"),
|
|
MPP_FUNCTION(0x2, "uart1", "cts"),
|
|
MPP_FUNCTION(0x3, "uart0", "cts")),
|
|
MPP_MODE(39,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad0"),
|
|
MPP_FUNCTION(0x2, "audio", "spdifo")),
|
|
MPP_MODE(40,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad1"),
|
|
MPP_FUNCTION(0x2, "uart1", "rts"),
|
|
MPP_FUNCTION(0x3, "uart0", "rts")),
|
|
MPP_MODE(41,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad2"),
|
|
MPP_FUNCTION(0x2, "uart1", "rxd")),
|
|
MPP_MODE(42,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad3"),
|
|
MPP_FUNCTION(0x2, "uart1", "txd")),
|
|
MPP_MODE(43,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad4"),
|
|
MPP_FUNCTION(0x2, "audio", "bclk")),
|
|
MPP_MODE(44,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad5"),
|
|
MPP_FUNCTION(0x2, "audio", "mclk")),
|
|
MPP_MODE(45,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad6"),
|
|
MPP_FUNCTION(0x2, "audio", "lrclk")),
|
|
MPP_MODE(46,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad7"),
|
|
MPP_FUNCTION(0x2, "audio", "sdo")),
|
|
MPP_MODE(47,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad8"),
|
|
MPP_FUNCTION(0x3, "sd0", "clk"),
|
|
MPP_FUNCTION(0x5, "audio", "spdifo")),
|
|
MPP_MODE(48,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad9"),
|
|
MPP_FUNCTION(0x2, "uart0", "rts"),
|
|
MPP_FUNCTION(0x3, "sd0", "cmd"),
|
|
MPP_FUNCTION(0x4, "sata1", "prsnt"),
|
|
MPP_FUNCTION(0x5, "spi0", "cs1")),
|
|
MPP_MODE(49,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad10"),
|
|
MPP_FUNCTION(0x2, "pcie", "clkreq1"),
|
|
MPP_FUNCTION(0x3, "sd0", "d0"),
|
|
MPP_FUNCTION(0x4, "spi1", "cs0"),
|
|
MPP_FUNCTION(0x5, "audio", "spdifi")),
|
|
MPP_MODE(50,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad11"),
|
|
MPP_FUNCTION(0x2, "uart0", "cts"),
|
|
MPP_FUNCTION(0x3, "sd0", "d1"),
|
|
MPP_FUNCTION(0x4, "spi1", "miso"),
|
|
MPP_FUNCTION(0x5, "audio", "rmclk")),
|
|
MPP_MODE(51,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad12"),
|
|
MPP_FUNCTION(0x2, "i2c1", "sda"),
|
|
MPP_FUNCTION(0x3, "sd0", "d2"),
|
|
MPP_FUNCTION(0x4, "spi1", "mosi")),
|
|
MPP_MODE(52,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad13"),
|
|
MPP_FUNCTION(0x2, "i2c1", "sck"),
|
|
MPP_FUNCTION(0x3, "sd0", "d3"),
|
|
MPP_FUNCTION(0x4, "spi1", "sck")),
|
|
MPP_MODE(53,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad14"),
|
|
MPP_FUNCTION(0x2, "sd0", "clk"),
|
|
MPP_FUNCTION(0x3, "tdm", "pclk"),
|
|
MPP_FUNCTION(0x4, "spi0", "cs2"),
|
|
MPP_FUNCTION(0x5, "pcie", "clkreq1")),
|
|
MPP_MODE(54,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ad15"),
|
|
MPP_FUNCTION(0x3, "tdm", "dtx")),
|
|
MPP_MODE(55,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "cs1"),
|
|
MPP_FUNCTION(0x2, "uart1", "txd"),
|
|
MPP_FUNCTION(0x3, "tdm", "rst"),
|
|
MPP_FUNCTION(0x4, "sata1", "prsnt"),
|
|
MPP_FUNCTION(0x5, "sata0", "prsnt")),
|
|
MPP_MODE(56,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "cs2"),
|
|
MPP_FUNCTION(0x2, "uart1", "cts"),
|
|
MPP_FUNCTION(0x3, "uart0", "cts"),
|
|
MPP_FUNCTION(0x4, "spi0", "cs3"),
|
|
MPP_FUNCTION(0x5, "pcie", "clkreq0"),
|
|
MPP_FUNCTION(0x6, "spi1", "cs1")),
|
|
MPP_MODE(57,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "cs3"),
|
|
MPP_FUNCTION(0x2, "uart1", "rxd"),
|
|
MPP_FUNCTION(0x3, "tdm", "fsync"),
|
|
MPP_FUNCTION(0x4, "sata0", "prsnt"),
|
|
MPP_FUNCTION(0x5, "audio", "sdo")),
|
|
MPP_MODE(58,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "cs0"),
|
|
MPP_FUNCTION(0x2, "uart1", "rts"),
|
|
MPP_FUNCTION(0x3, "tdm", "int"),
|
|
MPP_FUNCTION(0x5, "audio", "extclk"),
|
|
MPP_FUNCTION(0x6, "uart0", "rts")),
|
|
MPP_MODE(59,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ale0"),
|
|
MPP_FUNCTION(0x2, "uart1", "rts"),
|
|
MPP_FUNCTION(0x3, "uart0", "rts"),
|
|
MPP_FUNCTION(0x5, "audio", "bclk")),
|
|
MPP_MODE(60,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "ale1"),
|
|
MPP_FUNCTION(0x2, "uart1", "rxd"),
|
|
MPP_FUNCTION(0x3, "sata0", "prsnt"),
|
|
MPP_FUNCTION(0x4, "pcie", "rstout"),
|
|
MPP_FUNCTION(0x5, "audio", "sdi")),
|
|
MPP_MODE(61,
|
|
MPP_FUNCTION(0x0, "gpo", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "we1"),
|
|
MPP_FUNCTION(0x2, "uart1", "txd"),
|
|
MPP_FUNCTION(0x5, "audio", "lrclk")),
|
|
MPP_MODE(62,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "dev", "a2"),
|
|
MPP_FUNCTION(0x2, "uart1", "cts"),
|
|
MPP_FUNCTION(0x3, "tdm", "drx"),
|
|
MPP_FUNCTION(0x4, "pcie", "clkreq0"),
|
|
MPP_FUNCTION(0x5, "audio", "mclk"),
|
|
MPP_FUNCTION(0x6, "uart0", "cts")),
|
|
MPP_MODE(63,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "spi0", "sck"),
|
|
MPP_FUNCTION(0x2, "tclk", NULL)),
|
|
MPP_MODE(64,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "spi0", "miso"),
|
|
MPP_FUNCTION(0x2, "spi0", "cs1")),
|
|
MPP_MODE(65,
|
|
MPP_FUNCTION(0x0, "gpio", NULL),
|
|
MPP_FUNCTION(0x1, "spi0", "mosi"),
|
|
MPP_FUNCTION(0x2, "spi0", "cs2")),
|
|
};
|
|
|
|
static struct mvebu_pinctrl_soc_info armada_370_pinctrl_info;
|
|
|
|
static const struct of_device_id armada_370_pinctrl_of_match[] = {
|
|
{ .compatible = "marvell,mv88f6710-pinctrl" },
|
|
{ },
|
|
};
|
|
|
|
static struct mvebu_mpp_ctrl mv88f6710_mpp_controls[] = {
|
|
MPP_FUNC_CTRL(0, 65, NULL, armada_370_mpp_ctrl),
|
|
};
|
|
|
|
static struct pinctrl_gpio_range mv88f6710_mpp_gpio_ranges[] = {
|
|
MPP_GPIO_RANGE(0, 0, 0, 32),
|
|
MPP_GPIO_RANGE(1, 32, 32, 32),
|
|
MPP_GPIO_RANGE(2, 64, 64, 2),
|
|
};
|
|
|
|
static int armada_370_pinctrl_probe(struct platform_device *pdev)
|
|
{
|
|
struct mvebu_pinctrl_soc_info *soc = &armada_370_pinctrl_info;
|
|
struct resource *res;
|
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
mpp_base = devm_ioremap_resource(&pdev->dev, res);
|
|
if (IS_ERR(mpp_base))
|
|
return PTR_ERR(mpp_base);
|
|
|
|
soc->variant = 0; /* no variants for Armada 370 */
|
|
soc->controls = mv88f6710_mpp_controls;
|
|
soc->ncontrols = ARRAY_SIZE(mv88f6710_mpp_controls);
|
|
soc->modes = mv88f6710_mpp_modes;
|
|
soc->nmodes = ARRAY_SIZE(mv88f6710_mpp_modes);
|
|
soc->gpioranges = mv88f6710_mpp_gpio_ranges;
|
|
soc->ngpioranges = ARRAY_SIZE(mv88f6710_mpp_gpio_ranges);
|
|
|
|
pdev->dev.platform_data = soc;
|
|
|
|
return mvebu_pinctrl_probe(pdev);
|
|
}
|
|
|
|
static int armada_370_pinctrl_remove(struct platform_device *pdev)
|
|
{
|
|
return mvebu_pinctrl_remove(pdev);
|
|
}
|
|
|
|
static struct platform_driver armada_370_pinctrl_driver = {
|
|
.driver = {
|
|
.name = "armada-370-pinctrl",
|
|
.of_match_table = armada_370_pinctrl_of_match,
|
|
},
|
|
.probe = armada_370_pinctrl_probe,
|
|
.remove = armada_370_pinctrl_remove,
|
|
};
|
|
|
|
module_platform_driver(armada_370_pinctrl_driver);
|
|
|
|
MODULE_AUTHOR("Thomas Petazzoni <thomas.petazzoni@free-electrons.com>");
|
|
MODULE_DESCRIPTION("Marvell Armada 370 pinctrl driver");
|
|
MODULE_LICENSE("GPL v2");
|