2021-07-21 19:25:20 +00:00
|
|
|
/* SPDX-License-Identifier: LGPL-2.1 WITH Linux-syscall-note */
|
2020-01-21 23:43:59 +00:00
|
|
|
/* Copyright(c) 2019 Intel Corporation. All rights rsvd. */
|
|
|
|
#ifndef _USR_IDXD_H_
|
|
|
|
#define _USR_IDXD_H_
|
|
|
|
|
|
|
|
#ifdef __KERNEL__
|
|
|
|
#include <linux/types.h>
|
|
|
|
#else
|
|
|
|
#include <stdint.h>
|
|
|
|
#endif
|
|
|
|
|
2021-07-20 20:42:15 +00:00
|
|
|
/* Driver command error status */
|
|
|
|
enum idxd_scmd_stat {
|
|
|
|
IDXD_SCMD_DEV_ENABLED = 0x80000010,
|
|
|
|
IDXD_SCMD_DEV_NOT_ENABLED = 0x80000020,
|
|
|
|
IDXD_SCMD_WQ_ENABLED = 0x80000021,
|
|
|
|
IDXD_SCMD_DEV_DMA_ERR = 0x80020000,
|
|
|
|
IDXD_SCMD_WQ_NO_GRP = 0x80030000,
|
|
|
|
IDXD_SCMD_WQ_NO_NAME = 0x80040000,
|
|
|
|
IDXD_SCMD_WQ_NO_SVM = 0x80050000,
|
|
|
|
IDXD_SCMD_WQ_NO_THRESH = 0x80060000,
|
|
|
|
IDXD_SCMD_WQ_PORTAL_ERR = 0x80070000,
|
|
|
|
IDXD_SCMD_WQ_RES_ALLOC_ERR = 0x80080000,
|
|
|
|
IDXD_SCMD_PERCPU_ERR = 0x80090000,
|
|
|
|
IDXD_SCMD_DMA_CHAN_ERR = 0x800a0000,
|
|
|
|
IDXD_SCMD_CDEV_ERR = 0x800b0000,
|
|
|
|
IDXD_SCMD_WQ_NO_SWQ_SUPPORT = 0x800c0000,
|
|
|
|
IDXD_SCMD_WQ_NONE_CONFIGURED = 0x800d0000,
|
|
|
|
IDXD_SCMD_WQ_NO_SIZE = 0x800e0000,
|
2021-08-19 16:34:06 +00:00
|
|
|
IDXD_SCMD_WQ_NO_PRIV = 0x800f0000,
|
2021-12-13 18:51:34 +00:00
|
|
|
IDXD_SCMD_WQ_IRQ_ERR = 0x80100000,
|
2022-10-14 22:25:41 +00:00
|
|
|
IDXD_SCMD_WQ_USER_NO_IOMMU = 0x80110000,
|
2023-04-07 20:31:30 +00:00
|
|
|
IDXD_SCMD_DEV_EVL_ERR = 0x80120000,
|
2021-07-20 20:42:15 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
#define IDXD_SCMD_SOFTERR_MASK 0x80000000
|
|
|
|
#define IDXD_SCMD_SOFTERR_SHIFT 16
|
|
|
|
|
2020-01-21 23:43:59 +00:00
|
|
|
/* Descriptor flags */
|
|
|
|
#define IDXD_OP_FLAG_FENCE 0x0001
|
|
|
|
#define IDXD_OP_FLAG_BOF 0x0002
|
|
|
|
#define IDXD_OP_FLAG_CRAV 0x0004
|
|
|
|
#define IDXD_OP_FLAG_RCR 0x0008
|
|
|
|
#define IDXD_OP_FLAG_RCI 0x0010
|
|
|
|
#define IDXD_OP_FLAG_CRSTS 0x0020
|
|
|
|
#define IDXD_OP_FLAG_CR 0x0080
|
|
|
|
#define IDXD_OP_FLAG_CC 0x0100
|
|
|
|
#define IDXD_OP_FLAG_ADDR1_TCS 0x0200
|
|
|
|
#define IDXD_OP_FLAG_ADDR2_TCS 0x0400
|
|
|
|
#define IDXD_OP_FLAG_ADDR3_TCS 0x0800
|
|
|
|
#define IDXD_OP_FLAG_CR_TCS 0x1000
|
|
|
|
#define IDXD_OP_FLAG_STORD 0x2000
|
|
|
|
#define IDXD_OP_FLAG_DRDBK 0x4000
|
|
|
|
#define IDXD_OP_FLAG_DSTS 0x8000
|
|
|
|
|
2020-11-17 20:39:14 +00:00
|
|
|
/* IAX */
|
|
|
|
#define IDXD_OP_FLAG_RD_SRC2_AECS 0x010000
|
2022-03-11 23:23:22 +00:00
|
|
|
#define IDXD_OP_FLAG_RD_SRC2_2ND 0x020000
|
|
|
|
#define IDXD_OP_FLAG_WR_SRC2_AECS_COMP 0x040000
|
|
|
|
#define IDXD_OP_FLAG_WR_SRC2_AECS_OVFL 0x080000
|
|
|
|
#define IDXD_OP_FLAG_SRC2_STS 0x100000
|
|
|
|
#define IDXD_OP_FLAG_CRC_RFC3720 0x200000
|
2020-11-17 20:39:14 +00:00
|
|
|
|
2020-01-21 23:43:59 +00:00
|
|
|
/* Opcode */
|
|
|
|
enum dsa_opcode {
|
|
|
|
DSA_OPCODE_NOOP = 0,
|
|
|
|
DSA_OPCODE_BATCH,
|
|
|
|
DSA_OPCODE_DRAIN,
|
|
|
|
DSA_OPCODE_MEMMOVE,
|
|
|
|
DSA_OPCODE_MEMFILL,
|
|
|
|
DSA_OPCODE_COMPARE,
|
|
|
|
DSA_OPCODE_COMPVAL,
|
|
|
|
DSA_OPCODE_CR_DELTA,
|
|
|
|
DSA_OPCODE_AP_DELTA,
|
|
|
|
DSA_OPCODE_DUALCAST,
|
2023-03-03 21:34:13 +00:00
|
|
|
DSA_OPCODE_TRANSL_FETCH,
|
2020-01-21 23:43:59 +00:00
|
|
|
DSA_OPCODE_CRCGEN = 0x10,
|
|
|
|
DSA_OPCODE_COPY_CRC,
|
|
|
|
DSA_OPCODE_DIF_CHECK,
|
|
|
|
DSA_OPCODE_DIF_INS,
|
|
|
|
DSA_OPCODE_DIF_STRP,
|
|
|
|
DSA_OPCODE_DIF_UPDT,
|
2023-03-03 21:34:12 +00:00
|
|
|
DSA_OPCODE_DIX_GEN = 0x17,
|
2020-01-21 23:43:59 +00:00
|
|
|
DSA_OPCODE_CFLUSH = 0x20,
|
|
|
|
};
|
|
|
|
|
2020-11-17 20:39:14 +00:00
|
|
|
enum iax_opcode {
|
|
|
|
IAX_OPCODE_NOOP = 0,
|
|
|
|
IAX_OPCODE_DRAIN = 2,
|
|
|
|
IAX_OPCODE_MEMMOVE,
|
|
|
|
IAX_OPCODE_DECOMPRESS = 0x42,
|
|
|
|
IAX_OPCODE_COMPRESS,
|
2022-03-11 23:23:22 +00:00
|
|
|
IAX_OPCODE_CRC64,
|
|
|
|
IAX_OPCODE_ZERO_DECOMP_32 = 0x48,
|
|
|
|
IAX_OPCODE_ZERO_DECOMP_16,
|
2022-07-07 00:20:52 +00:00
|
|
|
IAX_OPCODE_ZERO_COMP_32 = 0x4c,
|
|
|
|
IAX_OPCODE_ZERO_COMP_16,
|
2022-03-11 23:23:22 +00:00
|
|
|
IAX_OPCODE_SCAN = 0x50,
|
|
|
|
IAX_OPCODE_SET_MEMBER,
|
|
|
|
IAX_OPCODE_EXTRACT,
|
|
|
|
IAX_OPCODE_SELECT,
|
|
|
|
IAX_OPCODE_RLE_BURST,
|
2022-07-07 00:20:52 +00:00
|
|
|
IAX_OPCODE_FIND_UNIQUE,
|
2022-03-11 23:23:22 +00:00
|
|
|
IAX_OPCODE_EXPAND,
|
2020-11-17 20:39:14 +00:00
|
|
|
};
|
|
|
|
|
2020-01-21 23:43:59 +00:00
|
|
|
/* Completion record status */
|
|
|
|
enum dsa_completion_status {
|
|
|
|
DSA_COMP_NONE = 0,
|
|
|
|
DSA_COMP_SUCCESS,
|
|
|
|
DSA_COMP_SUCCESS_PRED,
|
|
|
|
DSA_COMP_PAGE_FAULT_NOBOF,
|
|
|
|
DSA_COMP_PAGE_FAULT_IR,
|
|
|
|
DSA_COMP_BATCH_FAIL,
|
|
|
|
DSA_COMP_BATCH_PAGE_FAULT,
|
|
|
|
DSA_COMP_DR_OFFSET_NOINC,
|
|
|
|
DSA_COMP_DR_OFFSET_ERANGE,
|
|
|
|
DSA_COMP_DIF_ERR,
|
|
|
|
DSA_COMP_BAD_OPCODE = 0x10,
|
|
|
|
DSA_COMP_INVALID_FLAGS,
|
|
|
|
DSA_COMP_NOZERO_RESERVE,
|
|
|
|
DSA_COMP_XFER_ERANGE,
|
|
|
|
DSA_COMP_DESC_CNT_ERANGE,
|
|
|
|
DSA_COMP_DR_ERANGE,
|
|
|
|
DSA_COMP_OVERLAP_BUFFERS,
|
|
|
|
DSA_COMP_DCAST_ERR,
|
|
|
|
DSA_COMP_DESCLIST_ALIGN,
|
|
|
|
DSA_COMP_INT_HANDLE_INVAL,
|
|
|
|
DSA_COMP_CRA_XLAT,
|
|
|
|
DSA_COMP_CRA_ALIGN,
|
|
|
|
DSA_COMP_ADDR_ALIGN,
|
|
|
|
DSA_COMP_PRIV_BAD,
|
|
|
|
DSA_COMP_TRAFFIC_CLASS_CONF,
|
|
|
|
DSA_COMP_PFAULT_RDBA,
|
|
|
|
DSA_COMP_HW_ERR1,
|
|
|
|
DSA_COMP_HW_ERR_DRB,
|
|
|
|
DSA_COMP_TRANSLATION_FAIL,
|
2023-04-07 20:31:36 +00:00
|
|
|
DSA_COMP_DRAIN_EVL = 0x26,
|
2023-04-07 20:31:38 +00:00
|
|
|
DSA_COMP_BATCH_EVL_ERR,
|
2020-01-21 23:43:59 +00:00
|
|
|
};
|
|
|
|
|
2020-11-17 20:39:14 +00:00
|
|
|
enum iax_completion_status {
|
|
|
|
IAX_COMP_NONE = 0,
|
|
|
|
IAX_COMP_SUCCESS,
|
|
|
|
IAX_COMP_PAGE_FAULT_IR = 0x04,
|
2022-03-11 23:23:22 +00:00
|
|
|
IAX_COMP_ANALYTICS_ERROR = 0x0a,
|
2020-11-17 20:39:14 +00:00
|
|
|
IAX_COMP_OUTBUF_OVERFLOW,
|
|
|
|
IAX_COMP_BAD_OPCODE = 0x10,
|
|
|
|
IAX_COMP_INVALID_FLAGS,
|
|
|
|
IAX_COMP_NOZERO_RESERVE,
|
|
|
|
IAX_COMP_INVALID_SIZE,
|
|
|
|
IAX_COMP_OVERLAP_BUFFERS = 0x16,
|
|
|
|
IAX_COMP_INT_HANDLE_INVAL = 0x19,
|
|
|
|
IAX_COMP_CRA_XLAT,
|
|
|
|
IAX_COMP_CRA_ALIGN,
|
|
|
|
IAX_COMP_ADDR_ALIGN,
|
|
|
|
IAX_COMP_PRIV_BAD,
|
|
|
|
IAX_COMP_TRAFFIC_CLASS_CONF,
|
|
|
|
IAX_COMP_PFAULT_RDBA,
|
|
|
|
IAX_COMP_HW_ERR1,
|
|
|
|
IAX_COMP_HW_ERR_DRB,
|
|
|
|
IAX_COMP_TRANSLATION_FAIL,
|
|
|
|
IAX_COMP_PRS_TIMEOUT,
|
|
|
|
IAX_COMP_WATCHDOG,
|
|
|
|
IAX_COMP_INVALID_COMP_FLAG = 0x30,
|
|
|
|
IAX_COMP_INVALID_FILTER_FLAG,
|
2022-03-11 23:23:22 +00:00
|
|
|
IAX_COMP_INVALID_INPUT_SIZE,
|
|
|
|
IAX_COMP_INVALID_NUM_ELEMS,
|
|
|
|
IAX_COMP_INVALID_SRC1_WIDTH,
|
|
|
|
IAX_COMP_INVALID_INVERT_OUT,
|
2020-11-17 20:39:14 +00:00
|
|
|
};
|
|
|
|
|
2020-01-21 23:43:59 +00:00
|
|
|
#define DSA_COMP_STATUS_MASK 0x7f
|
|
|
|
#define DSA_COMP_STATUS_WRITE 0x80
|
2023-04-07 20:31:31 +00:00
|
|
|
#define DSA_COMP_STATUS(status) ((status) & DSA_COMP_STATUS_MASK)
|
2020-01-21 23:43:59 +00:00
|
|
|
|
|
|
|
struct dsa_hw_desc {
|
|
|
|
uint32_t pasid:20;
|
|
|
|
uint32_t rsvd:11;
|
|
|
|
uint32_t priv:1;
|
|
|
|
uint32_t flags:24;
|
|
|
|
uint32_t opcode:8;
|
|
|
|
uint64_t completion_addr;
|
|
|
|
union {
|
|
|
|
uint64_t src_addr;
|
|
|
|
uint64_t rdback_addr;
|
|
|
|
uint64_t pattern;
|
2020-03-10 22:18:02 +00:00
|
|
|
uint64_t desc_list_addr;
|
2023-03-03 21:34:11 +00:00
|
|
|
uint64_t pattern_lower;
|
2023-03-03 21:34:13 +00:00
|
|
|
uint64_t transl_fetch_addr;
|
2020-01-21 23:43:59 +00:00
|
|
|
};
|
|
|
|
union {
|
|
|
|
uint64_t dst_addr;
|
|
|
|
uint64_t rdback_addr2;
|
|
|
|
uint64_t src2_addr;
|
|
|
|
uint64_t comp_pattern;
|
|
|
|
};
|
2020-03-10 22:18:02 +00:00
|
|
|
union {
|
|
|
|
uint32_t xfer_size;
|
|
|
|
uint32_t desc_count;
|
2023-03-03 21:34:13 +00:00
|
|
|
uint32_t region_size;
|
2020-03-10 22:18:02 +00:00
|
|
|
};
|
2020-01-21 23:43:59 +00:00
|
|
|
uint16_t int_handle;
|
|
|
|
uint16_t rsvd1;
|
|
|
|
union {
|
|
|
|
uint8_t expected_res;
|
2020-06-03 17:27:48 +00:00
|
|
|
/* create delta record */
|
2020-01-21 23:43:59 +00:00
|
|
|
struct {
|
|
|
|
uint64_t delta_addr;
|
|
|
|
uint32_t max_delta_size;
|
2020-06-03 17:27:48 +00:00
|
|
|
uint32_t delt_rsvd;
|
|
|
|
uint8_t expected_res_mask;
|
2020-01-21 23:43:59 +00:00
|
|
|
};
|
|
|
|
uint32_t delta_rec_size;
|
|
|
|
uint64_t dest2;
|
|
|
|
/* CRC */
|
|
|
|
struct {
|
|
|
|
uint32_t crc_seed;
|
|
|
|
uint32_t crc_rsvd;
|
|
|
|
uint64_t seed_addr;
|
|
|
|
};
|
|
|
|
/* DIF check or strip */
|
|
|
|
struct {
|
|
|
|
uint8_t src_dif_flags;
|
|
|
|
uint8_t dif_chk_res;
|
|
|
|
uint8_t dif_chk_flags;
|
|
|
|
uint8_t dif_chk_res2[5];
|
|
|
|
uint32_t chk_ref_tag_seed;
|
|
|
|
uint16_t chk_app_tag_mask;
|
|
|
|
uint16_t chk_app_tag_seed;
|
|
|
|
};
|
|
|
|
/* DIF insert */
|
|
|
|
struct {
|
|
|
|
uint8_t dif_ins_res;
|
|
|
|
uint8_t dest_dif_flag;
|
|
|
|
uint8_t dif_ins_flags;
|
|
|
|
uint8_t dif_ins_res2[13];
|
|
|
|
uint32_t ins_ref_tag_seed;
|
|
|
|
uint16_t ins_app_tag_mask;
|
|
|
|
uint16_t ins_app_tag_seed;
|
|
|
|
};
|
|
|
|
/* DIF update */
|
|
|
|
struct {
|
|
|
|
uint8_t src_upd_flags;
|
|
|
|
uint8_t upd_dest_flags;
|
|
|
|
uint8_t dif_upd_flags;
|
|
|
|
uint8_t dif_upd_res[5];
|
|
|
|
uint32_t src_ref_tag_seed;
|
|
|
|
uint16_t src_app_tag_mask;
|
|
|
|
uint16_t src_app_tag_seed;
|
|
|
|
uint32_t dest_ref_tag_seed;
|
|
|
|
uint16_t dest_app_tag_mask;
|
|
|
|
uint16_t dest_app_tag_seed;
|
|
|
|
};
|
|
|
|
|
2023-03-03 21:34:11 +00:00
|
|
|
/* Fill */
|
|
|
|
uint64_t pattern_upper;
|
|
|
|
|
2023-03-03 21:34:13 +00:00
|
|
|
/* Translation fetch */
|
|
|
|
struct {
|
|
|
|
uint64_t transl_fetch_res;
|
|
|
|
uint32_t region_stride;
|
|
|
|
};
|
|
|
|
|
2023-03-03 21:34:12 +00:00
|
|
|
/* DIX generate */
|
|
|
|
struct {
|
|
|
|
uint8_t dix_gen_res;
|
|
|
|
uint8_t dest_dif_flags;
|
|
|
|
uint8_t dif_flags;
|
|
|
|
uint8_t dix_gen_res2[13];
|
|
|
|
uint32_t ref_tag_seed;
|
|
|
|
uint16_t app_tag_mask;
|
|
|
|
uint16_t app_tag_seed;
|
|
|
|
};
|
|
|
|
|
2020-01-21 23:43:59 +00:00
|
|
|
uint8_t op_specific[24];
|
|
|
|
};
|
|
|
|
} __attribute__((packed));
|
|
|
|
|
2020-11-17 20:39:14 +00:00
|
|
|
struct iax_hw_desc {
|
|
|
|
uint32_t pasid:20;
|
|
|
|
uint32_t rsvd:11;
|
|
|
|
uint32_t priv:1;
|
|
|
|
uint32_t flags:24;
|
|
|
|
uint32_t opcode:8;
|
|
|
|
uint64_t completion_addr;
|
|
|
|
uint64_t src1_addr;
|
|
|
|
uint64_t dst_addr;
|
|
|
|
uint32_t src1_size;
|
|
|
|
uint16_t int_handle;
|
|
|
|
union {
|
|
|
|
uint16_t compr_flags;
|
|
|
|
uint16_t decompr_flags;
|
|
|
|
};
|
|
|
|
uint64_t src2_addr;
|
|
|
|
uint32_t max_dst_size;
|
|
|
|
uint32_t src2_size;
|
|
|
|
uint32_t filter_flags;
|
|
|
|
uint32_t num_inputs;
|
|
|
|
} __attribute__((packed));
|
|
|
|
|
2020-01-21 23:43:59 +00:00
|
|
|
struct dsa_raw_desc {
|
|
|
|
uint64_t field[8];
|
|
|
|
} __attribute__((packed));
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The status field will be modified by hardware, therefore it should be
|
|
|
|
* volatile and prevent the compiler from optimize the read.
|
|
|
|
*/
|
|
|
|
struct dsa_completion_record {
|
|
|
|
volatile uint8_t status;
|
|
|
|
union {
|
|
|
|
uint8_t result;
|
|
|
|
uint8_t dif_status;
|
|
|
|
};
|
2023-04-07 20:31:32 +00:00
|
|
|
uint8_t fault_info;
|
|
|
|
uint8_t rsvd;
|
2023-04-07 20:31:37 +00:00
|
|
|
union {
|
|
|
|
uint32_t bytes_completed;
|
|
|
|
uint32_t descs_completed;
|
|
|
|
};
|
2020-01-21 23:43:59 +00:00
|
|
|
uint64_t fault_addr;
|
|
|
|
union {
|
2020-07-20 15:50:58 +00:00
|
|
|
/* common record */
|
|
|
|
struct {
|
|
|
|
uint32_t invalid_flags:24;
|
|
|
|
uint32_t rsvd2:8;
|
|
|
|
};
|
|
|
|
|
2021-03-22 23:36:25 +00:00
|
|
|
uint32_t delta_rec_size;
|
2022-11-11 01:27:15 +00:00
|
|
|
uint64_t crc_val;
|
2020-01-21 23:43:59 +00:00
|
|
|
|
|
|
|
/* DIF check & strip */
|
|
|
|
struct {
|
|
|
|
uint32_t dif_chk_ref_tag;
|
|
|
|
uint16_t dif_chk_app_tag_mask;
|
|
|
|
uint16_t dif_chk_app_tag;
|
|
|
|
};
|
|
|
|
|
|
|
|
/* DIF insert */
|
|
|
|
struct {
|
|
|
|
uint64_t dif_ins_res;
|
|
|
|
uint32_t dif_ins_ref_tag;
|
|
|
|
uint16_t dif_ins_app_tag_mask;
|
|
|
|
uint16_t dif_ins_app_tag;
|
|
|
|
};
|
|
|
|
|
|
|
|
/* DIF update */
|
|
|
|
struct {
|
|
|
|
uint32_t dif_upd_src_ref_tag;
|
|
|
|
uint16_t dif_upd_src_app_tag_mask;
|
|
|
|
uint16_t dif_upd_src_app_tag;
|
|
|
|
uint32_t dif_upd_dest_ref_tag;
|
|
|
|
uint16_t dif_upd_dest_app_tag_mask;
|
|
|
|
uint16_t dif_upd_dest_app_tag;
|
|
|
|
};
|
|
|
|
|
2023-03-03 21:34:12 +00:00
|
|
|
/* DIX generate */
|
|
|
|
struct {
|
|
|
|
uint64_t dix_gen_res;
|
|
|
|
uint32_t dix_ref_tag;
|
|
|
|
uint16_t dix_app_tag_mask;
|
|
|
|
uint16_t dix_app_tag;
|
|
|
|
};
|
|
|
|
|
2020-01-21 23:43:59 +00:00
|
|
|
uint8_t op_specific[16];
|
|
|
|
};
|
|
|
|
} __attribute__((packed));
|
|
|
|
|
|
|
|
struct dsa_raw_completion_record {
|
|
|
|
uint64_t field[4];
|
|
|
|
} __attribute__((packed));
|
|
|
|
|
2020-11-17 20:39:14 +00:00
|
|
|
struct iax_completion_record {
|
|
|
|
volatile uint8_t status;
|
|
|
|
uint8_t error_code;
|
2023-04-07 20:31:32 +00:00
|
|
|
uint8_t fault_info;
|
|
|
|
uint8_t rsvd;
|
2020-11-17 20:39:14 +00:00
|
|
|
uint32_t bytes_completed;
|
|
|
|
uint64_t fault_addr;
|
|
|
|
uint32_t invalid_flags;
|
|
|
|
uint32_t rsvd2;
|
|
|
|
uint32_t output_size;
|
|
|
|
uint8_t output_bits;
|
|
|
|
uint8_t rsvd3;
|
2022-03-11 23:23:22 +00:00
|
|
|
uint16_t xor_csum;
|
|
|
|
uint32_t crc;
|
|
|
|
uint32_t min;
|
|
|
|
uint32_t max;
|
|
|
|
uint32_t sum;
|
|
|
|
uint64_t rsvd4[2];
|
2020-11-17 20:39:14 +00:00
|
|
|
} __attribute__((packed));
|
|
|
|
|
|
|
|
struct iax_raw_completion_record {
|
|
|
|
uint64_t field[8];
|
|
|
|
} __attribute__((packed));
|
|
|
|
|
2020-01-21 23:43:59 +00:00
|
|
|
#endif
|