2019-06-03 05:44:50 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2015-10-19 17:02:48 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2012-2015 - ARM Ltd
|
|
|
|
* Author: Marc Zyngier <marc.zyngier@arm.com>
|
|
|
|
*/
|
|
|
|
|
2020-06-25 13:14:16 +00:00
|
|
|
#ifndef __ARM64_KVM_HYP_SYSREG_SR_H__
|
|
|
|
#define __ARM64_KVM_HYP_SYSREG_SR_H__
|
|
|
|
|
2015-10-19 17:02:48 +00:00
|
|
|
#include <linux/compiler.h>
|
|
|
|
#include <linux/kvm_host.h>
|
|
|
|
|
2019-01-24 16:32:54 +00:00
|
|
|
#include <asm/kprobes.h>
|
2015-10-25 19:57:11 +00:00
|
|
|
#include <asm/kvm_asm.h>
|
2017-12-13 21:56:48 +00:00
|
|
|
#include <asm/kvm_emulate.h>
|
2016-01-28 13:44:07 +00:00
|
|
|
#include <asm/kvm_hyp.h>
|
2021-06-21 11:17:13 +00:00
|
|
|
#include <asm/kvm_mmu.h>
|
2015-10-19 17:02:48 +00:00
|
|
|
|
2020-06-25 13:14:19 +00:00
|
|
|
static inline void __sysreg_save_common_state(struct kvm_cpu_context *ctxt)
|
2015-10-28 12:39:38 +00:00
|
|
|
{
|
2020-04-12 13:00:43 +00:00
|
|
|
ctxt_sys_reg(ctxt, MDSCR_EL1) = read_sysreg(mdscr_el1);
|
2015-10-28 12:39:38 +00:00
|
|
|
}
|
|
|
|
|
2020-06-25 13:14:19 +00:00
|
|
|
static inline void __sysreg_save_user_state(struct kvm_cpu_context *ctxt)
|
2016-03-15 20:41:55 +00:00
|
|
|
{
|
2020-04-12 13:00:43 +00:00
|
|
|
ctxt_sys_reg(ctxt, TPIDR_EL0) = read_sysreg(tpidr_el0);
|
|
|
|
ctxt_sys_reg(ctxt, TPIDRRO_EL0) = read_sysreg(tpidrro_el0);
|
2016-03-15 20:41:55 +00:00
|
|
|
}
|
|
|
|
|
2024-02-14 13:18:23 +00:00
|
|
|
static inline struct kvm_vcpu *ctxt_to_vcpu(struct kvm_cpu_context *ctxt)
|
2021-06-21 11:17:13 +00:00
|
|
|
{
|
|
|
|
struct kvm_vcpu *vcpu = ctxt->__hyp_running_vcpu;
|
|
|
|
|
|
|
|
if (!vcpu)
|
|
|
|
vcpu = container_of(ctxt, struct kvm_vcpu, arch.ctxt);
|
|
|
|
|
2024-02-14 13:18:23 +00:00
|
|
|
return vcpu;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool ctxt_has_mte(struct kvm_cpu_context *ctxt)
|
|
|
|
{
|
|
|
|
struct kvm_vcpu *vcpu = ctxt_to_vcpu(ctxt);
|
|
|
|
|
2021-06-21 11:17:13 +00:00
|
|
|
return kvm_has_mte(kern_hyp_va(vcpu->kvm));
|
|
|
|
}
|
|
|
|
|
2024-02-14 13:18:23 +00:00
|
|
|
static inline bool ctxt_has_s1pie(struct kvm_cpu_context *ctxt)
|
|
|
|
{
|
|
|
|
struct kvm_vcpu *vcpu;
|
|
|
|
|
|
|
|
if (!cpus_have_final_cap(ARM64_HAS_S1PIE))
|
|
|
|
return false;
|
|
|
|
|
|
|
|
vcpu = ctxt_to_vcpu(ctxt);
|
|
|
|
return kvm_has_feat(kern_hyp_va(vcpu->kvm), ID_AA64MMFR3_EL1, S1PIE, IMP);
|
|
|
|
}
|
|
|
|
|
2020-06-25 13:14:19 +00:00
|
|
|
static inline void __sysreg_save_el1_state(struct kvm_cpu_context *ctxt)
|
2015-10-19 17:02:48 +00:00
|
|
|
{
|
2020-04-12 13:00:43 +00:00
|
|
|
ctxt_sys_reg(ctxt, SCTLR_EL1) = read_sysreg_el1(SYS_SCTLR);
|
|
|
|
ctxt_sys_reg(ctxt, CPACR_EL1) = read_sysreg_el1(SYS_CPACR);
|
|
|
|
ctxt_sys_reg(ctxt, TTBR0_EL1) = read_sysreg_el1(SYS_TTBR0);
|
|
|
|
ctxt_sys_reg(ctxt, TTBR1_EL1) = read_sysreg_el1(SYS_TTBR1);
|
|
|
|
ctxt_sys_reg(ctxt, TCR_EL1) = read_sysreg_el1(SYS_TCR);
|
2023-06-06 14:58:47 +00:00
|
|
|
if (cpus_have_final_cap(ARM64_HAS_TCR2))
|
|
|
|
ctxt_sys_reg(ctxt, TCR2_EL1) = read_sysreg_el1(SYS_TCR2);
|
2020-04-12 13:00:43 +00:00
|
|
|
ctxt_sys_reg(ctxt, ESR_EL1) = read_sysreg_el1(SYS_ESR);
|
|
|
|
ctxt_sys_reg(ctxt, AFSR0_EL1) = read_sysreg_el1(SYS_AFSR0);
|
|
|
|
ctxt_sys_reg(ctxt, AFSR1_EL1) = read_sysreg_el1(SYS_AFSR1);
|
|
|
|
ctxt_sys_reg(ctxt, FAR_EL1) = read_sysreg_el1(SYS_FAR);
|
|
|
|
ctxt_sys_reg(ctxt, MAIR_EL1) = read_sysreg_el1(SYS_MAIR);
|
|
|
|
ctxt_sys_reg(ctxt, VBAR_EL1) = read_sysreg_el1(SYS_VBAR);
|
|
|
|
ctxt_sys_reg(ctxt, CONTEXTIDR_EL1) = read_sysreg_el1(SYS_CONTEXTIDR);
|
|
|
|
ctxt_sys_reg(ctxt, AMAIR_EL1) = read_sysreg_el1(SYS_AMAIR);
|
|
|
|
ctxt_sys_reg(ctxt, CNTKCTL_EL1) = read_sysreg_el1(SYS_CNTKCTL);
|
2024-02-14 13:18:23 +00:00
|
|
|
if (ctxt_has_s1pie(ctxt)) {
|
2023-06-06 14:58:48 +00:00
|
|
|
ctxt_sys_reg(ctxt, PIR_EL1) = read_sysreg_el1(SYS_PIR);
|
|
|
|
ctxt_sys_reg(ctxt, PIRE0_EL1) = read_sysreg_el1(SYS_PIRE0);
|
|
|
|
}
|
2020-10-28 18:28:39 +00:00
|
|
|
ctxt_sys_reg(ctxt, PAR_EL1) = read_sysreg_par();
|
2020-04-12 13:00:43 +00:00
|
|
|
ctxt_sys_reg(ctxt, TPIDR_EL1) = read_sysreg(tpidr_el1);
|
2015-10-19 17:02:48 +00:00
|
|
|
|
2021-06-21 11:17:13 +00:00
|
|
|
if (ctxt_has_mte(ctxt)) {
|
|
|
|
ctxt_sys_reg(ctxt, TFSR_EL1) = read_sysreg_el1(SYS_TFSR);
|
|
|
|
ctxt_sys_reg(ctxt, TFSRE0_EL1) = read_sysreg_s(SYS_TFSRE0_EL1);
|
|
|
|
}
|
|
|
|
|
2019-06-28 22:05:38 +00:00
|
|
|
ctxt_sys_reg(ctxt, SP_EL1) = read_sysreg(sp_el1);
|
2019-06-28 22:05:38 +00:00
|
|
|
ctxt_sys_reg(ctxt, ELR_EL1) = read_sysreg_el1(SYS_ELR);
|
2019-06-28 22:05:38 +00:00
|
|
|
ctxt_sys_reg(ctxt, SPSR_EL1) = read_sysreg_el1(SYS_SPSR);
|
2017-10-10 20:54:57 +00:00
|
|
|
}
|
|
|
|
|
2020-06-25 13:14:19 +00:00
|
|
|
static inline void __sysreg_save_el2_return_state(struct kvm_cpu_context *ctxt)
|
2017-10-10 20:54:57 +00:00
|
|
|
{
|
2019-06-28 21:40:58 +00:00
|
|
|
ctxt->regs.pc = read_sysreg_el2(SYS_ELR);
|
2021-11-16 10:20:06 +00:00
|
|
|
/*
|
|
|
|
* Guest PSTATE gets saved at guest fixup time in all
|
|
|
|
* cases. We still need to handle the nVHE host side here.
|
|
|
|
*/
|
|
|
|
if (!has_vhe() && ctxt->__hyp_running_vcpu)
|
|
|
|
ctxt->regs.pstate = read_sysreg_el2(SYS_SPSR);
|
2018-01-15 19:39:02 +00:00
|
|
|
|
arm64: kvm: hyp: use cpus_have_final_cap()
The KVM hyp code is only run after system capabilities have been
finalized, and thus all const cap checks have been patched. This is
noted in in __cpu_init_hyp_mode(), where we BUG() if called too early:
| /*
| * Call initialization code, and switch to the full blown HYP code.
| * If the cpucaps haven't been finalized yet, something has gone very
| * wrong, and hyp will crash and burn when it uses any
| * cpus_have_const_cap() wrapper.
| */
Given this, the hyp code can use cpus_have_final_cap() and avoid
generating code to check the cpu_hwcaps array, which would be unsafe to
run in hyp context.
This patch migrate the KVM hyp code to cpus_have_final_cap(), avoiding
this redundant code generation, and making it possible to detect if we
accidentally invoke this code too early. In the latter case, the BUG()
in cpus_have_final_cap() will cause a hyp panic.
Signed-off-by: Mark Rutland <mark.rutland@arm.com>
Reviewed-by: Marc Zyngier <maz@kernel.org>
Cc: James Morse <james.morse@arm.com>
Cc: Julien Thierry <julien.thierry.kdev@gmail.com>
Cc: Suzuki Poulouse <suzuki.poulose@arm.com>
Cc: Will Deacon <will@kernel.org>
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
2020-02-21 14:50:22 +00:00
|
|
|
if (cpus_have_final_cap(ARM64_HAS_RAS_EXTN))
|
2020-04-12 13:00:43 +00:00
|
|
|
ctxt_sys_reg(ctxt, DISR_EL1) = read_sysreg_s(SYS_VDISR_EL2);
|
2015-10-19 17:02:48 +00:00
|
|
|
}
|
|
|
|
|
2020-06-25 13:14:19 +00:00
|
|
|
static inline void __sysreg_restore_common_state(struct kvm_cpu_context *ctxt)
|
2015-10-28 12:39:38 +00:00
|
|
|
{
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg(ctxt_sys_reg(ctxt, MDSCR_EL1), mdscr_el1);
|
2015-10-28 12:17:35 +00:00
|
|
|
}
|
|
|
|
|
2020-06-25 13:14:19 +00:00
|
|
|
static inline void __sysreg_restore_user_state(struct kvm_cpu_context *ctxt)
|
2016-03-15 20:41:55 +00:00
|
|
|
{
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg(ctxt_sys_reg(ctxt, TPIDR_EL0), tpidr_el0);
|
|
|
|
write_sysreg(ctxt_sys_reg(ctxt, TPIDRRO_EL0), tpidrro_el0);
|
2016-03-15 20:41:55 +00:00
|
|
|
}
|
|
|
|
|
2020-06-25 13:14:19 +00:00
|
|
|
static inline void __sysreg_restore_el1_state(struct kvm_cpu_context *ctxt)
|
2015-10-19 17:02:48 +00:00
|
|
|
{
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg(ctxt_sys_reg(ctxt, MPIDR_EL1), vmpidr_el2);
|
2019-07-30 10:15:31 +00:00
|
|
|
|
2020-05-04 09:48:58 +00:00
|
|
|
if (has_vhe() ||
|
|
|
|
!cpus_have_final_cap(ARM64_WORKAROUND_SPECULATIVE_AT)) {
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, SCTLR_EL1), SYS_SCTLR);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, TCR_EL1), SYS_TCR);
|
2019-07-30 10:15:31 +00:00
|
|
|
} else if (!ctxt->__hyp_running_vcpu) {
|
|
|
|
/*
|
|
|
|
* Must only be done for guest registers, hence the context
|
|
|
|
* test. We're coming from the host, so SCTLR.M is already
|
2020-06-25 13:14:14 +00:00
|
|
|
* set. Pairs with nVHE's __activate_traps().
|
2019-07-30 10:15:31 +00:00
|
|
|
*/
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg_el1((ctxt_sys_reg(ctxt, TCR_EL1) |
|
2019-07-30 10:15:31 +00:00
|
|
|
TCR_EPD1_MASK | TCR_EPD0_MASK),
|
|
|
|
SYS_TCR);
|
|
|
|
isb();
|
|
|
|
}
|
|
|
|
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, CPACR_EL1), SYS_CPACR);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, TTBR0_EL1), SYS_TTBR0);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, TTBR1_EL1), SYS_TTBR1);
|
2023-06-06 14:58:47 +00:00
|
|
|
if (cpus_have_final_cap(ARM64_HAS_TCR2))
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, TCR2_EL1), SYS_TCR2);
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, ESR_EL1), SYS_ESR);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, AFSR0_EL1), SYS_AFSR0);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, AFSR1_EL1), SYS_AFSR1);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, FAR_EL1), SYS_FAR);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, MAIR_EL1), SYS_MAIR);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, VBAR_EL1), SYS_VBAR);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, CONTEXTIDR_EL1), SYS_CONTEXTIDR);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, AMAIR_EL1), SYS_AMAIR);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, CNTKCTL_EL1), SYS_CNTKCTL);
|
2024-02-14 13:18:23 +00:00
|
|
|
if (ctxt_has_s1pie(ctxt)) {
|
2023-06-06 14:58:48 +00:00
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, PIR_EL1), SYS_PIR);
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, PIRE0_EL1), SYS_PIRE0);
|
|
|
|
}
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg(ctxt_sys_reg(ctxt, PAR_EL1), par_el1);
|
|
|
|
write_sysreg(ctxt_sys_reg(ctxt, TPIDR_EL1), tpidr_el1);
|
2015-10-28 12:56:25 +00:00
|
|
|
|
2021-06-21 11:17:13 +00:00
|
|
|
if (ctxt_has_mte(ctxt)) {
|
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, TFSR_EL1), SYS_TFSR);
|
|
|
|
write_sysreg_s(ctxt_sys_reg(ctxt, TFSRE0_EL1), SYS_TFSRE0_EL1);
|
|
|
|
}
|
|
|
|
|
2020-05-04 09:48:58 +00:00
|
|
|
if (!has_vhe() &&
|
|
|
|
cpus_have_final_cap(ARM64_WORKAROUND_SPECULATIVE_AT) &&
|
2019-07-30 10:15:31 +00:00
|
|
|
ctxt->__hyp_running_vcpu) {
|
|
|
|
/*
|
|
|
|
* Must only be done for host registers, hence the context
|
2020-06-25 13:14:14 +00:00
|
|
|
* test. Pairs with nVHE's __deactivate_traps().
|
2019-07-30 10:15:31 +00:00
|
|
|
*/
|
|
|
|
isb();
|
|
|
|
/*
|
|
|
|
* At this stage, and thanks to the above isb(), S2 is
|
|
|
|
* deconfigured and disabled. We can now restore the host's
|
|
|
|
* S1 configuration: SCTLR, and only then TCR.
|
|
|
|
*/
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, SCTLR_EL1), SYS_SCTLR);
|
2019-07-30 10:15:31 +00:00
|
|
|
isb();
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, TCR_EL1), SYS_TCR);
|
2019-07-30 10:15:31 +00:00
|
|
|
}
|
|
|
|
|
2019-06-28 22:05:38 +00:00
|
|
|
write_sysreg(ctxt_sys_reg(ctxt, SP_EL1), sp_el1);
|
2019-06-28 22:05:38 +00:00
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, ELR_EL1), SYS_ELR);
|
2019-06-28 22:05:38 +00:00
|
|
|
write_sysreg_el1(ctxt_sys_reg(ctxt, SPSR_EL1), SYS_SPSR);
|
2017-10-10 20:54:57 +00:00
|
|
|
}
|
|
|
|
|
2023-02-09 17:58:16 +00:00
|
|
|
/* Read the VCPU state's PSTATE, but translate (v)EL2 to EL1. */
|
|
|
|
static inline u64 to_hw_pstate(const struct kvm_cpu_context *ctxt)
|
|
|
|
{
|
|
|
|
u64 mode = ctxt->regs.pstate & (PSR_MODE_MASK | PSR_MODE32_BIT);
|
|
|
|
|
|
|
|
switch (mode) {
|
|
|
|
case PSR_MODE_EL2t:
|
|
|
|
mode = PSR_MODE_EL1t;
|
|
|
|
break;
|
|
|
|
case PSR_MODE_EL2h:
|
|
|
|
mode = PSR_MODE_EL1h;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return (ctxt->regs.pstate & ~(PSR_MODE_MASK | PSR_MODE32_BIT)) | mode;
|
|
|
|
}
|
|
|
|
|
2020-06-25 13:14:19 +00:00
|
|
|
static inline void __sysreg_restore_el2_return_state(struct kvm_cpu_context *ctxt)
|
2017-10-10 20:54:57 +00:00
|
|
|
{
|
2023-02-09 17:58:16 +00:00
|
|
|
u64 pstate = to_hw_pstate(ctxt);
|
2018-10-17 18:21:16 +00:00
|
|
|
u64 mode = pstate & PSR_AA32_MODE_MASK;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Safety check to ensure we're setting the CPU up to enter the guest
|
|
|
|
* in a less privileged mode.
|
|
|
|
*
|
|
|
|
* If we are attempting a return to EL2 or higher in AArch64 state,
|
|
|
|
* program SPSR_EL2 with M=EL2h and the IL bit set which ensures that
|
|
|
|
* we'll take an illegal exception state exception immediately after
|
|
|
|
* the ERET to the guest. Attempts to return to AArch32 Hyp will
|
|
|
|
* result in an illegal exception return because EL2's execution state
|
|
|
|
* is determined by SCR_EL3.RW.
|
|
|
|
*/
|
|
|
|
if (!(mode & PSR_MODE32_BIT) && mode >= PSR_MODE_EL2t)
|
|
|
|
pstate = PSR_MODE_EL2h | PSR_IL_BIT;
|
|
|
|
|
2019-06-28 21:40:58 +00:00
|
|
|
write_sysreg_el2(ctxt->regs.pc, SYS_ELR);
|
KVM: arm64: Migrate _elx sysreg accessors to msr_s/mrs_s
Currently, the {read,write}_sysreg_el*() accessors for accessing
particular ELs' sysregs in the presence of VHE rely on some local
hacks and define their system register encodings in a way that is
inconsistent with the core definitions in <asm/sysreg.h>.
As a result, it is necessary to add duplicate definitions for any
system register that already needs a definition in sysreg.h for
other reasons.
This is a bit of a maintenance headache, and the reasons for the
_el*() accessors working the way they do is a bit historical.
This patch gets rid of the shadow sysreg definitions in
<asm/kvm_hyp.h>, converts the _el*() accessors to use the core
__msr_s/__mrs_s interface, and converts all call sites to use the
standard sysreg #define names (i.e., upper case, with SYS_ prefix).
This patch will conflict heavily anyway, so the opportunity
to clean up some bad whitespace in the context of the changes is
taken.
The change exposes a few system registers that have no sysreg.h
definition, due to msr_s/mrs_s being used in place of msr/mrs:
additions are made in order to fill in the gaps.
Signed-off-by: Dave Martin <Dave.Martin@arm.com>
Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Christoffer Dall <christoffer.dall@arm.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Will Deacon <will.deacon@arm.com>
Link: https://www.spinics.net/lists/kvm-arm/msg31717.html
[Rebased to v4.21-rc1]
Signed-off-by: Sudeep Holla <sudeep.holla@arm.com>
[Rebased to v5.2-rc5, changelog updates]
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2019-04-06 10:29:40 +00:00
|
|
|
write_sysreg_el2(pstate, SYS_SPSR);
|
2018-01-15 19:39:02 +00:00
|
|
|
|
arm64: kvm: hyp: use cpus_have_final_cap()
The KVM hyp code is only run after system capabilities have been
finalized, and thus all const cap checks have been patched. This is
noted in in __cpu_init_hyp_mode(), where we BUG() if called too early:
| /*
| * Call initialization code, and switch to the full blown HYP code.
| * If the cpucaps haven't been finalized yet, something has gone very
| * wrong, and hyp will crash and burn when it uses any
| * cpus_have_const_cap() wrapper.
| */
Given this, the hyp code can use cpus_have_final_cap() and avoid
generating code to check the cpu_hwcaps array, which would be unsafe to
run in hyp context.
This patch migrate the KVM hyp code to cpus_have_final_cap(), avoiding
this redundant code generation, and making it possible to detect if we
accidentally invoke this code too early. In the latter case, the BUG()
in cpus_have_final_cap() will cause a hyp panic.
Signed-off-by: Mark Rutland <mark.rutland@arm.com>
Reviewed-by: Marc Zyngier <maz@kernel.org>
Cc: James Morse <james.morse@arm.com>
Cc: Julien Thierry <julien.thierry.kdev@gmail.com>
Cc: Suzuki Poulouse <suzuki.poulose@arm.com>
Cc: Will Deacon <will@kernel.org>
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
2020-02-21 14:50:22 +00:00
|
|
|
if (cpus_have_final_cap(ARM64_HAS_RAS_EXTN))
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg_s(ctxt_sys_reg(ctxt, DISR_EL1), SYS_VDISR_EL2);
|
2015-10-19 17:02:48 +00:00
|
|
|
}
|
2015-10-19 18:28:29 +00:00
|
|
|
|
2020-06-25 13:14:19 +00:00
|
|
|
static inline void __sysreg32_save_state(struct kvm_vcpu *vcpu)
|
2015-10-19 18:28:29 +00:00
|
|
|
{
|
2017-12-13 21:56:48 +00:00
|
|
|
if (!vcpu_el1_is_32bit(vcpu))
|
2015-10-19 18:28:29 +00:00
|
|
|
return;
|
|
|
|
|
2019-06-28 22:36:42 +00:00
|
|
|
vcpu->arch.ctxt.spsr_abt = read_sysreg(spsr_abt);
|
|
|
|
vcpu->arch.ctxt.spsr_und = read_sysreg(spsr_und);
|
|
|
|
vcpu->arch.ctxt.spsr_irq = read_sysreg(spsr_irq);
|
|
|
|
vcpu->arch.ctxt.spsr_fiq = read_sysreg(spsr_fiq);
|
2015-10-19 18:28:29 +00:00
|
|
|
|
2020-04-12 13:00:43 +00:00
|
|
|
__vcpu_sys_reg(vcpu, DACR32_EL2) = read_sysreg(dacr32_el2);
|
|
|
|
__vcpu_sys_reg(vcpu, IFSR32_EL2) = read_sysreg(ifsr32_el2);
|
2015-10-19 18:28:29 +00:00
|
|
|
|
2022-05-28 11:38:19 +00:00
|
|
|
if (has_vhe() || vcpu_get_flag(vcpu, DEBUG_DIRTY))
|
2020-04-12 13:00:43 +00:00
|
|
|
__vcpu_sys_reg(vcpu, DBGVCR32_EL2) = read_sysreg(dbgvcr32_el2);
|
2015-10-19 18:28:29 +00:00
|
|
|
}
|
|
|
|
|
2020-06-25 13:14:19 +00:00
|
|
|
static inline void __sysreg32_restore_state(struct kvm_vcpu *vcpu)
|
2015-10-19 18:28:29 +00:00
|
|
|
{
|
2017-12-13 21:56:48 +00:00
|
|
|
if (!vcpu_el1_is_32bit(vcpu))
|
2015-10-19 18:28:29 +00:00
|
|
|
return;
|
|
|
|
|
2019-06-28 22:36:42 +00:00
|
|
|
write_sysreg(vcpu->arch.ctxt.spsr_abt, spsr_abt);
|
|
|
|
write_sysreg(vcpu->arch.ctxt.spsr_und, spsr_und);
|
|
|
|
write_sysreg(vcpu->arch.ctxt.spsr_irq, spsr_irq);
|
|
|
|
write_sysreg(vcpu->arch.ctxt.spsr_fiq, spsr_fiq);
|
2015-10-19 18:28:29 +00:00
|
|
|
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg(__vcpu_sys_reg(vcpu, DACR32_EL2), dacr32_el2);
|
|
|
|
write_sysreg(__vcpu_sys_reg(vcpu, IFSR32_EL2), ifsr32_el2);
|
2015-10-19 18:28:29 +00:00
|
|
|
|
2022-05-28 11:38:19 +00:00
|
|
|
if (has_vhe() || vcpu_get_flag(vcpu, DEBUG_DIRTY))
|
2020-04-12 13:00:43 +00:00
|
|
|
write_sysreg(__vcpu_sys_reg(vcpu, DBGVCR32_EL2), dbgvcr32_el2);
|
2015-10-19 18:28:29 +00:00
|
|
|
}
|
2017-10-08 15:01:56 +00:00
|
|
|
|
2020-06-25 13:14:16 +00:00
|
|
|
#endif /* __ARM64_KVM_HYP_SYSREG_SR_H__ */
|