2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 1998-2002 Andre Hedrick <andre@linux-ide.org>
|
2007-02-17 01:40:22 +00:00
|
|
|
* Copyright (C) 2006-2007 MontaVista Software, Inc.
|
2007-05-15 22:51:41 +00:00
|
|
|
* Copyright (C) 2007 Bartlomiej Zolnierkiewicz
|
2005-04-16 22:20:36 +00:00
|
|
|
*
|
|
|
|
* Portions Copyright (C) 1999 Promise Technology, Inc.
|
|
|
|
* Author: Frank Tiernan (frankt@promise.com)
|
|
|
|
* Released under terms of General Public License
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/blkdev.h>
|
|
|
|
#include <linux/hdreg.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/ide.h>
|
|
|
|
|
|
|
|
#include <asm/io.h>
|
|
|
|
|
|
|
|
#define PDC202XX_DEBUG_DRIVE_INFO 0
|
|
|
|
|
|
|
|
static const char *pdc_quirk_drives[] = {
|
|
|
|
"QUANTUM FIREBALLlct08 08",
|
|
|
|
"QUANTUM FIREBALLP KA6.4",
|
|
|
|
"QUANTUM FIREBALLP KA9.1",
|
|
|
|
"QUANTUM FIREBALLP LM20.4",
|
|
|
|
"QUANTUM FIREBALLP KX13.6",
|
|
|
|
"QUANTUM FIREBALLP KX20.5",
|
|
|
|
"QUANTUM FIREBALLP KX27.3",
|
|
|
|
"QUANTUM FIREBALLP LM20.5",
|
|
|
|
NULL
|
|
|
|
};
|
|
|
|
|
2007-05-15 22:51:41 +00:00
|
|
|
static void pdc_old_disable_66MHz_clock(ide_hwif_t *);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
ide: move ide_config_drive_speed() calls to upper layers (take 2)
* Convert {ide_hwif_t,ide_pci_device_t}->host_flag to be u16.
* Add IDE_HFLAG_POST_SET_MODE host flag to indicate the need to program
the host for the transfer mode after programming the device. Set it
in au1xxx-ide, amd74xx, cs5530, cs5535, pdc202xx_new, sc1200, pmac
and via82cxxx host drivers.
* Add IDE_HFLAG_NO_SET_MODE host flag to indicate the need to completely
skip programming of host/device for the transfer mode ("smart" hosts).
Set it in it821x host driver and check it in ide_tune_dma().
* Add ide_set_pio_mode()/ide_set_dma_mode() helpers and convert all
direct ->set_pio_mode/->speedproc users to use these helpers.
* Move ide_config_drive_speed() calls from ->set_pio_mode/->speedproc
methods to callers.
* Rename ->speedproc method to ->set_dma_mode, make it void and update
all implementations accordingly.
* Update ide_set_xfer_rate() comments.
* Unexport ide_config_drive_speed().
v2:
* Fix issues noticed by Sergei:
- export ide_set_dma_mode() instead of moving ->set_pio_mode abuse wrt
to setting DMA modes from sc1200_set_pio_mode() to do_special()
- check IDE_HFLAG_NO_SET_MODE in ide_tune_dma()
- check for (hwif->set_pio_mode) == NULL in ide_set_pio_mode()
- check for (hwif->set_dma_mode) == NULL in ide_set_dma_mode()
- return -1 from ide_set_{pio,dma}_mode() if ->set_{pio,dma}_mode == NULL
- don't set ->set_{pio,dma}_mode on it821x in "smart" mode
- fix build problem in pmac.c
- minor fixes in au1xxx-ide.c/cs5530.c/siimage.c
- improve patch description
Changes in behavior caused by this patch:
- HDIO_SET_PIO_MODE ioctl would now return -ENOSYS for attempts to change
PIO mode if it821x controller is in "smart" mode
- removal of two debugging printk-s (from cs5530.c and sc1200.c)
- transfer modes 0x00-0x07 passed from user space may be programmed twice on
the device (not really an issue since 0x00 is not supported correctly by
any host driver ATM, 0x01 is not supported at all and 0x02-0x07 are invalid)
Acked-by: Sergei Shtylyov <sshtylyov@ru.mvista.com>
Signed-off-by: Bartlomiej Zolnierkiewicz <bzolnier@gmail.com>
2007-10-13 15:47:51 +00:00
|
|
|
static void pdc202xx_set_mode(ide_drive_t *drive, const u8 speed)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
2008-02-01 22:09:31 +00:00
|
|
|
struct pci_dev *dev = to_pci_dev(hwif->dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
u8 drive_pci = 0x60 + (drive->dn << 2);
|
|
|
|
|
2007-05-15 22:51:41 +00:00
|
|
|
u8 AP = 0, BP = 0, CP = 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
u8 TA = 0, TB = 0, TC = 0;
|
|
|
|
|
2007-05-15 22:51:41 +00:00
|
|
|
#if PDC202XX_DEBUG_DRIVE_INFO
|
|
|
|
u32 drive_conf = 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
pci_read_config_dword(dev, drive_pci, &drive_conf);
|
2007-05-15 22:51:41 +00:00
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-05-15 22:51:41 +00:00
|
|
|
/*
|
|
|
|
* TODO: do this once per channel
|
|
|
|
*/
|
|
|
|
if (dev->device != PCI_DEVICE_ID_PROMISE_20246)
|
|
|
|
pdc_old_disable_66MHz_clock(hwif);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-05-15 22:51:41 +00:00
|
|
|
pci_read_config_byte(dev, drive_pci, &AP);
|
|
|
|
pci_read_config_byte(dev, drive_pci + 1, &BP);
|
|
|
|
pci_read_config_byte(dev, drive_pci + 2, &CP);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
switch(speed) {
|
|
|
|
case XFER_UDMA_5:
|
|
|
|
case XFER_UDMA_4: TB = 0x20; TC = 0x01; break;
|
|
|
|
case XFER_UDMA_2: TB = 0x20; TC = 0x01; break;
|
|
|
|
case XFER_UDMA_3:
|
|
|
|
case XFER_UDMA_1: TB = 0x40; TC = 0x02; break;
|
|
|
|
case XFER_UDMA_0:
|
|
|
|
case XFER_MW_DMA_2: TB = 0x60; TC = 0x03; break;
|
|
|
|
case XFER_MW_DMA_1: TB = 0x60; TC = 0x04; break;
|
2007-05-15 22:51:41 +00:00
|
|
|
case XFER_MW_DMA_0: TB = 0xE0; TC = 0x0F; break;
|
2005-04-16 22:20:36 +00:00
|
|
|
case XFER_PIO_4: TA = 0x01; TB = 0x04; break;
|
|
|
|
case XFER_PIO_3: TA = 0x02; TB = 0x06; break;
|
|
|
|
case XFER_PIO_2: TA = 0x03; TB = 0x08; break;
|
|
|
|
case XFER_PIO_1: TA = 0x05; TB = 0x0C; break;
|
|
|
|
case XFER_PIO_0:
|
|
|
|
default: TA = 0x09; TB = 0x13; break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (speed < XFER_SW_DMA_0) {
|
2007-05-15 22:51:41 +00:00
|
|
|
/*
|
|
|
|
* preserve SYNC_INT / ERDDY_EN bits while clearing
|
|
|
|
* Prefetch_EN / IORDY_EN / PA[3:0] bits of register A
|
|
|
|
*/
|
|
|
|
AP &= ~0x3f;
|
|
|
|
if (drive->id->capability & 4)
|
|
|
|
AP |= 0x20; /* set IORDY_EN bit */
|
|
|
|
if (drive->media == ide_disk)
|
|
|
|
AP |= 0x10; /* set Prefetch_EN bit */
|
|
|
|
/* clear PB[4:0] bits of register B */
|
|
|
|
BP &= ~0x1f;
|
|
|
|
pci_write_config_byte(dev, drive_pci, AP | TA);
|
|
|
|
pci_write_config_byte(dev, drive_pci + 1, BP | TB);
|
2005-04-16 22:20:36 +00:00
|
|
|
} else {
|
2007-05-15 22:51:41 +00:00
|
|
|
/* clear MB[2:0] bits of register B */
|
|
|
|
BP &= ~0xe0;
|
|
|
|
/* clear MC[3:0] bits of register C */
|
|
|
|
CP &= ~0x0f;
|
|
|
|
pci_write_config_byte(dev, drive_pci + 1, BP | TB);
|
|
|
|
pci_write_config_byte(dev, drive_pci + 2, CP | TC);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
#if PDC202XX_DEBUG_DRIVE_INFO
|
|
|
|
printk(KERN_DEBUG "%s: %s drive%d 0x%08x ",
|
|
|
|
drive->name, ide_xfer_verbose(speed),
|
|
|
|
drive->dn, drive_conf);
|
2007-05-15 22:51:41 +00:00
|
|
|
pci_read_config_dword(dev, drive_pci, &drive_conf);
|
2005-04-16 22:20:36 +00:00
|
|
|
printk("0x%08x\n", drive_conf);
|
2007-05-15 22:51:41 +00:00
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2007-10-11 21:54:00 +00:00
|
|
|
static void pdc202xx_set_pio_mode(ide_drive_t *drive, const u8 pio)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
ide: move ide_config_drive_speed() calls to upper layers (take 2)
* Convert {ide_hwif_t,ide_pci_device_t}->host_flag to be u16.
* Add IDE_HFLAG_POST_SET_MODE host flag to indicate the need to program
the host for the transfer mode after programming the device. Set it
in au1xxx-ide, amd74xx, cs5530, cs5535, pdc202xx_new, sc1200, pmac
and via82cxxx host drivers.
* Add IDE_HFLAG_NO_SET_MODE host flag to indicate the need to completely
skip programming of host/device for the transfer mode ("smart" hosts).
Set it in it821x host driver and check it in ide_tune_dma().
* Add ide_set_pio_mode()/ide_set_dma_mode() helpers and convert all
direct ->set_pio_mode/->speedproc users to use these helpers.
* Move ide_config_drive_speed() calls from ->set_pio_mode/->speedproc
methods to callers.
* Rename ->speedproc method to ->set_dma_mode, make it void and update
all implementations accordingly.
* Update ide_set_xfer_rate() comments.
* Unexport ide_config_drive_speed().
v2:
* Fix issues noticed by Sergei:
- export ide_set_dma_mode() instead of moving ->set_pio_mode abuse wrt
to setting DMA modes from sc1200_set_pio_mode() to do_special()
- check IDE_HFLAG_NO_SET_MODE in ide_tune_dma()
- check for (hwif->set_pio_mode) == NULL in ide_set_pio_mode()
- check for (hwif->set_dma_mode) == NULL in ide_set_dma_mode()
- return -1 from ide_set_{pio,dma}_mode() if ->set_{pio,dma}_mode == NULL
- don't set ->set_{pio,dma}_mode on it821x in "smart" mode
- fix build problem in pmac.c
- minor fixes in au1xxx-ide.c/cs5530.c/siimage.c
- improve patch description
Changes in behavior caused by this patch:
- HDIO_SET_PIO_MODE ioctl would now return -ENOSYS for attempts to change
PIO mode if it821x controller is in "smart" mode
- removal of two debugging printk-s (from cs5530.c and sc1200.c)
- transfer modes 0x00-0x07 passed from user space may be programmed twice on
the device (not really an issue since 0x00 is not supported correctly by
any host driver ATM, 0x01 is not supported at all and 0x02-0x07 are invalid)
Acked-by: Sergei Shtylyov <sshtylyov@ru.mvista.com>
Signed-off-by: Bartlomiej Zolnierkiewicz <bzolnier@gmail.com>
2007-10-13 15:47:51 +00:00
|
|
|
pdc202xx_set_mode(drive, XFER_PIO_0 + pio);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-04-26 20:25:14 +00:00
|
|
|
static u8 __devinit pdc2026x_cable_detect(ide_hwif_t *hwif)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-02-01 22:09:31 +00:00
|
|
|
struct pci_dev *dev = to_pci_dev(hwif->dev);
|
2008-02-02 18:56:38 +00:00
|
|
|
u16 CIS, mask = hwif->channel ? (1 << 11) : (1 << 10);
|
2007-07-09 21:17:58 +00:00
|
|
|
|
2008-02-01 22:09:31 +00:00
|
|
|
pci_read_config_word(dev, 0x50, &CIS);
|
2007-07-09 21:17:58 +00:00
|
|
|
|
|
|
|
return (CIS & mask) ? ATA_CBL_PATA40 : ATA_CBL_PATA80;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set the control register to use the 66MHz system
|
|
|
|
* clock for UDMA 3/4/5 mode operation when necessary.
|
|
|
|
*
|
2007-05-15 22:51:41 +00:00
|
|
|
* FIXME: this register is shared by both channels, some locking is needed
|
|
|
|
*
|
2005-04-16 22:20:36 +00:00
|
|
|
* It may also be possible to leave the 66MHz clock on
|
|
|
|
* and readjust the timing parameters.
|
|
|
|
*/
|
|
|
|
static void pdc_old_enable_66MHz_clock(ide_hwif_t *hwif)
|
|
|
|
{
|
2008-01-25 21:17:05 +00:00
|
|
|
unsigned long clock_reg = hwif->extra_base + 0x01;
|
2007-02-17 01:40:25 +00:00
|
|
|
u8 clock = inb(clock_reg);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-02-17 01:40:25 +00:00
|
|
|
outb(clock | (hwif->channel ? 0x08 : 0x02), clock_reg);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void pdc_old_disable_66MHz_clock(ide_hwif_t *hwif)
|
|
|
|
{
|
2008-01-25 21:17:05 +00:00
|
|
|
unsigned long clock_reg = hwif->extra_base + 0x01;
|
2007-02-17 01:40:25 +00:00
|
|
|
u8 clock = inb(clock_reg);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-02-17 01:40:25 +00:00
|
|
|
outb(clock & ~(hwif->channel ? 0x08 : 0x02), clock_reg);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-01-26 19:13:03 +00:00
|
|
|
static void pdc202xx_quirkproc(ide_drive_t *drive)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2007-02-07 17:18:39 +00:00
|
|
|
const char **list, *model = drive->id->model;
|
|
|
|
|
|
|
|
for (list = pdc_quirk_drives; *list != NULL; list++)
|
2008-01-26 19:13:03 +00:00
|
|
|
if (strstr(model, *list) != NULL) {
|
|
|
|
drive->quirk_list = 2;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
drive->quirk_list = 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void pdc202xx_old_ide_dma_start(ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
if (drive->current_speed > XFER_UDMA_2)
|
|
|
|
pdc_old_enable_66MHz_clock(drive->hwif);
|
2006-10-03 08:14:17 +00:00
|
|
|
if (drive->media != ide_disk || drive->addressing == 1) {
|
2005-04-16 22:20:36 +00:00
|
|
|
struct request *rq = HWGROUP(drive)->rq;
|
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
2008-01-25 21:17:05 +00:00
|
|
|
unsigned long high_16 = hwif->extra_base - 16;
|
2005-04-16 22:20:36 +00:00
|
|
|
unsigned long atapi_reg = high_16 + (hwif->channel ? 0x24 : 0x20);
|
|
|
|
u32 word_count = 0;
|
2007-02-17 01:40:25 +00:00
|
|
|
u8 clock = inb(high_16 + 0x11);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-02-17 01:40:25 +00:00
|
|
|
outb(clock | (hwif->channel ? 0x08 : 0x02), high_16 + 0x11);
|
2005-04-16 22:20:36 +00:00
|
|
|
word_count = (rq->nr_sectors << 8);
|
|
|
|
word_count = (rq_data_dir(rq) == READ) ?
|
|
|
|
word_count | 0x05000000 :
|
|
|
|
word_count | 0x06000000;
|
2007-02-17 01:40:25 +00:00
|
|
|
outl(word_count, atapi_reg);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
ide_dma_start(drive);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int pdc202xx_old_ide_dma_end(ide_drive_t *drive)
|
|
|
|
{
|
2006-10-03 08:14:17 +00:00
|
|
|
if (drive->media != ide_disk || drive->addressing == 1) {
|
2005-04-16 22:20:36 +00:00
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
2008-01-25 21:17:05 +00:00
|
|
|
unsigned long high_16 = hwif->extra_base - 16;
|
2005-04-16 22:20:36 +00:00
|
|
|
unsigned long atapi_reg = high_16 + (hwif->channel ? 0x24 : 0x20);
|
|
|
|
u8 clock = 0;
|
|
|
|
|
2007-02-17 01:40:25 +00:00
|
|
|
outl(0, atapi_reg); /* zero out extra */
|
|
|
|
clock = inb(high_16 + 0x11);
|
|
|
|
outb(clock & ~(hwif->channel ? 0x08:0x02), high_16 + 0x11);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
if (drive->current_speed > XFER_UDMA_2)
|
|
|
|
pdc_old_disable_66MHz_clock(drive->hwif);
|
|
|
|
return __ide_dma_end(drive);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int pdc202xx_old_ide_dma_test_irq(ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
2008-01-25 21:17:05 +00:00
|
|
|
unsigned long high_16 = hwif->extra_base - 16;
|
2007-02-17 01:40:25 +00:00
|
|
|
u8 dma_stat = inb(hwif->dma_status);
|
|
|
|
u8 sc1d = inb(high_16 + 0x001d);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
if (hwif->channel) {
|
|
|
|
/* bit7: Error, bit6: Interrupting, bit5: FIFO Full, bit4: FIFO Empty */
|
|
|
|
if ((sc1d & 0x50) == 0x50)
|
|
|
|
goto somebody_else;
|
|
|
|
else if ((sc1d & 0x40) == 0x40)
|
|
|
|
return (dma_stat & 4) == 4;
|
|
|
|
} else {
|
|
|
|
/* bit3: Error, bit2: Interrupting, bit1: FIFO Full, bit0: FIFO Empty */
|
|
|
|
if ((sc1d & 0x05) == 0x05)
|
|
|
|
goto somebody_else;
|
|
|
|
else if ((sc1d & 0x04) == 0x04)
|
|
|
|
return (dma_stat & 4) == 4;
|
|
|
|
}
|
|
|
|
somebody_else:
|
|
|
|
return (dma_stat & 4) == 4; /* return 1 if INTR asserted */
|
|
|
|
}
|
|
|
|
|
|
|
|
static void pdc202xx_reset_host (ide_hwif_t *hwif)
|
|
|
|
{
|
2008-01-25 21:17:05 +00:00
|
|
|
unsigned long high_16 = hwif->extra_base - 16;
|
2007-02-17 01:40:25 +00:00
|
|
|
u8 udma_speed_flag = inb(high_16 | 0x001f);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-02-17 01:40:25 +00:00
|
|
|
outb(udma_speed_flag | 0x10, high_16 | 0x001f);
|
2005-04-16 22:20:36 +00:00
|
|
|
mdelay(100);
|
2007-02-17 01:40:25 +00:00
|
|
|
outb(udma_speed_flag & ~0x10, high_16 | 0x001f);
|
2005-04-16 22:20:36 +00:00
|
|
|
mdelay(2000); /* 2 seconds ?! */
|
|
|
|
|
|
|
|
printk(KERN_WARNING "PDC202XX: %s channel reset.\n",
|
|
|
|
hwif->channel ? "Secondary" : "Primary");
|
|
|
|
}
|
|
|
|
|
|
|
|
static void pdc202xx_reset (ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
|
|
|
ide_hwif_t *mate = hwif->mate;
|
2007-10-11 21:54:00 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
pdc202xx_reset_host(hwif);
|
|
|
|
pdc202xx_reset_host(mate);
|
2007-10-11 21:54:00 +00:00
|
|
|
|
|
|
|
ide_set_max_pio(drive);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-04-26 20:25:14 +00:00
|
|
|
static void pdc202xx_dma_lost_irq(ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
pdc202xx_reset(drive);
|
|
|
|
ide_dma_lost_irq(drive);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void pdc202xx_dma_timeout(ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
pdc202xx_reset(drive);
|
|
|
|
ide_dma_timeout(drive);
|
|
|
|
}
|
|
|
|
|
2006-06-28 11:27:03 +00:00
|
|
|
static unsigned int __devinit init_chipset_pdc202xx(struct pci_dev *dev,
|
|
|
|
const char *name)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
return dev->irq;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __devinit init_hwif_pdc202xx(ide_hwif_t *hwif)
|
|
|
|
{
|
2008-02-01 22:09:31 +00:00
|
|
|
struct pci_dev *dev = to_pci_dev(hwif->dev);
|
|
|
|
|
2007-08-20 20:42:56 +00:00
|
|
|
if (hwif->dma_base == 0)
|
|
|
|
return;
|
|
|
|
|
2007-07-09 21:17:54 +00:00
|
|
|
hwif->dma_lost_irq = &pdc202xx_dma_lost_irq;
|
2007-07-09 21:17:54 +00:00
|
|
|
hwif->dma_timeout = &pdc202xx_dma_timeout;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-02-01 22:09:31 +00:00
|
|
|
if (dev->device != PCI_DEVICE_ID_PROMISE_20246) {
|
2005-04-16 22:20:36 +00:00
|
|
|
hwif->dma_start = &pdc202xx_old_ide_dma_start;
|
|
|
|
hwif->ide_dma_end = &pdc202xx_old_ide_dma_end;
|
|
|
|
}
|
|
|
|
hwif->ide_dma_test_irq = &pdc202xx_old_ide_dma_test_irq;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __devinit init_dma_pdc202xx(ide_hwif_t *hwif, unsigned long dmabase)
|
|
|
|
{
|
2008-04-26 20:25:20 +00:00
|
|
|
struct pci_dev *dev = to_pci_dev(hwif->dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
u8 udma_speed_flag = 0, primary_mode = 0, secondary_mode = 0;
|
|
|
|
|
|
|
|
if (hwif->channel) {
|
2008-02-01 22:09:30 +00:00
|
|
|
ide_setup_dma(hwif, dmabase);
|
2005-04-16 22:20:36 +00:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2007-02-17 01:40:25 +00:00
|
|
|
udma_speed_flag = inb(dmabase | 0x1f);
|
|
|
|
primary_mode = inb(dmabase | 0x1a);
|
|
|
|
secondary_mode = inb(dmabase | 0x1b);
|
2005-04-16 22:20:36 +00:00
|
|
|
printk(KERN_INFO "%s: (U)DMA Burst Bit %sABLED " \
|
|
|
|
"Primary %s Mode " \
|
2008-04-26 20:25:20 +00:00
|
|
|
"Secondary %s Mode.\n", pci_name(dev),
|
2005-04-16 22:20:36 +00:00
|
|
|
(udma_speed_flag & 1) ? "EN" : "DIS",
|
|
|
|
(primary_mode & 1) ? "MASTER" : "PCI",
|
|
|
|
(secondary_mode & 1) ? "MASTER" : "PCI" );
|
|
|
|
|
|
|
|
if (!(udma_speed_flag & 1)) {
|
|
|
|
printk(KERN_INFO "%s: FORCING BURST BIT 0x%02x->0x%02x ",
|
2008-04-26 20:25:20 +00:00
|
|
|
pci_name(dev), udma_speed_flag,
|
2005-04-16 22:20:36 +00:00
|
|
|
(udma_speed_flag|1));
|
2007-02-17 01:40:25 +00:00
|
|
|
outb(udma_speed_flag | 1, dmabase | 0x1f);
|
|
|
|
printk("%sACTIVE\n", (inb(dmabase | 0x1f) & 1) ? "" : "IN");
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-02-01 22:09:30 +00:00
|
|
|
ide_setup_dma(hwif, dmabase);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2007-10-18 22:30:09 +00:00
|
|
|
static void __devinit pdc202ata4_fixup_irq(struct pci_dev *dev,
|
|
|
|
const char *name)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
if ((dev->class >> 8) != PCI_CLASS_STORAGE_IDE) {
|
|
|
|
u8 irq = 0, irq2 = 0;
|
|
|
|
pci_read_config_byte(dev, PCI_INTERRUPT_LINE, &irq);
|
|
|
|
/* 0xbc */
|
|
|
|
pci_read_config_byte(dev, (PCI_INTERRUPT_LINE)|0x80, &irq2);
|
|
|
|
if (irq != irq2) {
|
|
|
|
pci_write_config_byte(dev,
|
|
|
|
(PCI_INTERRUPT_LINE)|0x80, irq); /* 0xbc */
|
2007-10-18 22:30:09 +00:00
|
|
|
printk(KERN_INFO "%s: PCI config space interrupt "
|
|
|
|
"mirror fixed\n", name);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-01-25 21:17:18 +00:00
|
|
|
#define IDE_HFLAGS_PDC202XX \
|
|
|
|
(IDE_HFLAG_ERROR_STOPS_FIFO | \
|
|
|
|
IDE_HFLAG_ABUSE_SET_DMA_MODE | \
|
|
|
|
IDE_HFLAG_OFF_BOARD)
|
|
|
|
|
2008-04-26 20:25:14 +00:00
|
|
|
static const struct ide_port_ops pdc20246_port_ops = {
|
|
|
|
.set_pio_mode = pdc202xx_set_pio_mode,
|
|
|
|
.set_dma_mode = pdc202xx_set_mode,
|
|
|
|
.quirkproc = pdc202xx_quirkproc,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct ide_port_ops pdc2026x_port_ops = {
|
|
|
|
.set_pio_mode = pdc202xx_set_pio_mode,
|
|
|
|
.set_dma_mode = pdc202xx_set_mode,
|
|
|
|
.quirkproc = pdc202xx_quirkproc,
|
|
|
|
.resetproc = pdc202xx_reset,
|
|
|
|
.cable_detect = pdc2026x_cable_detect,
|
|
|
|
};
|
|
|
|
|
2007-10-19 22:32:30 +00:00
|
|
|
#define DECLARE_PDC2026X_DEV(name_str, udma, extra_flags) \
|
2007-10-18 22:30:10 +00:00
|
|
|
{ \
|
|
|
|
.name = name_str, \
|
|
|
|
.init_chipset = init_chipset_pdc202xx, \
|
|
|
|
.init_hwif = init_hwif_pdc202xx, \
|
|
|
|
.init_dma = init_dma_pdc202xx, \
|
2008-04-26 20:25:14 +00:00
|
|
|
.port_ops = &pdc2026x_port_ops, \
|
2008-01-25 21:17:18 +00:00
|
|
|
.host_flags = IDE_HFLAGS_PDC202XX | extra_flags, \
|
2007-10-18 22:30:10 +00:00
|
|
|
.pio_mask = ATA_PIO4, \
|
|
|
|
.mwdma_mask = ATA_MWDMA2, \
|
|
|
|
.udma_mask = udma, \
|
|
|
|
}
|
|
|
|
|
2007-10-19 22:32:34 +00:00
|
|
|
static const struct ide_port_info pdc202xx_chipsets[] __devinitdata = {
|
2005-04-16 22:20:36 +00:00
|
|
|
{ /* 0 */
|
|
|
|
.name = "PDC20246",
|
|
|
|
.init_chipset = init_chipset_pdc202xx,
|
|
|
|
.init_hwif = init_hwif_pdc202xx,
|
|
|
|
.init_dma = init_dma_pdc202xx,
|
2008-04-26 20:25:14 +00:00
|
|
|
.port_ops = &pdc20246_port_ops,
|
2008-01-25 21:17:18 +00:00
|
|
|
.host_flags = IDE_HFLAGS_PDC202XX,
|
2007-07-19 23:11:59 +00:00
|
|
|
.pio_mask = ATA_PIO4,
|
2007-10-18 22:30:07 +00:00
|
|
|
.mwdma_mask = ATA_MWDMA2,
|
|
|
|
.udma_mask = ATA_UDMA2,
|
2007-10-18 22:30:10 +00:00
|
|
|
},
|
|
|
|
|
2007-10-19 22:32:30 +00:00
|
|
|
/* 1 */ DECLARE_PDC2026X_DEV("PDC20262", ATA_UDMA4, 0),
|
|
|
|
/* 2 */ DECLARE_PDC2026X_DEV("PDC20263", ATA_UDMA4, 0),
|
|
|
|
/* 3 */ DECLARE_PDC2026X_DEV("PDC20265", ATA_UDMA5, IDE_HFLAG_RQSIZE_256),
|
|
|
|
/* 4 */ DECLARE_PDC2026X_DEV("PDC20267", ATA_UDMA5, IDE_HFLAG_RQSIZE_256),
|
2005-04-16 22:20:36 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* pdc202xx_init_one - called when a PDC202xx is found
|
|
|
|
* @dev: the pdc202xx device
|
|
|
|
* @id: the matching pci id
|
|
|
|
*
|
|
|
|
* Called when the PCI registration layer (or the IDE initialization)
|
|
|
|
* finds a device matching our IDE device tables.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static int __devinit pdc202xx_init_one(struct pci_dev *dev, const struct pci_device_id *id)
|
|
|
|
{
|
2007-10-19 22:32:34 +00:00
|
|
|
const struct ide_port_info *d;
|
2007-10-18 22:30:09 +00:00
|
|
|
u8 idx = id->driver_data;
|
|
|
|
|
|
|
|
d = &pdc202xx_chipsets[idx];
|
|
|
|
|
|
|
|
if (idx < 3)
|
|
|
|
pdc202ata4_fixup_irq(dev, d->name);
|
|
|
|
|
|
|
|
if (idx == 3) {
|
|
|
|
struct pci_dev *bridge = dev->bus->self;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-10-18 22:30:09 +00:00
|
|
|
if (bridge &&
|
|
|
|
bridge->vendor == PCI_VENDOR_ID_INTEL &&
|
|
|
|
(bridge->device == PCI_DEVICE_ID_INTEL_I960 ||
|
|
|
|
bridge->device == PCI_DEVICE_ID_INTEL_I960RM)) {
|
|
|
|
printk(KERN_INFO "ide: Skipping Promise PDC20265 "
|
|
|
|
"attached to I2O RAID controller\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return ide_setup_pci_device(dev, d);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2007-10-16 20:29:56 +00:00
|
|
|
static const struct pci_device_id pdc202xx_pci_tbl[] = {
|
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20246), 0 },
|
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20262), 1 },
|
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20263), 2 },
|
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20265), 3 },
|
|
|
|
{ PCI_VDEVICE(PROMISE, PCI_DEVICE_ID_PROMISE_20267), 4 },
|
2005-04-16 22:20:36 +00:00
|
|
|
{ 0, },
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(pci, pdc202xx_pci_tbl);
|
|
|
|
|
|
|
|
static struct pci_driver driver = {
|
|
|
|
.name = "Promise_Old_IDE",
|
|
|
|
.id_table = pdc202xx_pci_tbl,
|
|
|
|
.probe = pdc202xx_init_one,
|
|
|
|
};
|
|
|
|
|
2007-01-27 12:46:56 +00:00
|
|
|
static int __init pdc202xx_ide_init(void)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
return ide_pci_register_driver(&driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
module_init(pdc202xx_ide_init);
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Andre Hedrick, Frank Tiernan");
|
|
|
|
MODULE_DESCRIPTION("PCI driver module for older Promise IDE");
|
|
|
|
MODULE_LICENSE("GPL");
|