mirrors
/
linux-stable
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
1
0
Fork 0
Code Issues Releases Wiki Activity

drm/amd/display: Split pipe for stereo timings 

[Why & How]
DML2 did not carry over DML1 logic that splits pipe for stero timings. Pipe
splitting is needed in this case to pass stereo tests.

Reviewed-by: Charlene Liu <charlene.liu@amd.com>
Acked-by: Qingqing Zhuo <qingqing.zhuo@amd.com>
Signed-off-by: Qingqing Zhuo <Qingqing.Zhuo@amd.com>
Signed-off-by: Taimur Hassan <syed.hassan@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Taimur Hassan 2023-07-25 17:10:37 -04:00 committed by Alex Deucher
parent 1d93c4db4e
commit 21eeb05114
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
drivers/gpu/drm/amd/display/dc/dml2/dml2_dc_resource_mgmt.c
View File

@ -708,6 +708,17 @@ bool dml2_map_dc_pipes(struct dml2_context *ctx, struct dc_state *state, const s
// If ODM combine is not inuse, then the number of pipes
// per plane is determined by MPC combine factor
scratch.mpc_info.mpc_factor = DPPPerSurface[plane_disp_cfg_index];
//For stereo timings, we need to pipe split
if ((state->streams[stream_index]->view_format ==
VIEW_3D_FORMAT_SIDE_BY_SIDE ||
state->streams[stream_index]->view_format ==
VIEW_3D_FORMAT_TOP_AND_BOTTOM) &&
(state->streams[stream_index]->timing.timing_3d_format ==
TIMING_3D_FORMAT_TOP_AND_BOTTOM ||
state->streams[stream_index]->timing.timing_3d_format ==
TIMING_3D_FORMAT_SIDE_BY_SIDE))
scratch.mpc_info.mpc_factor = 2;
} else {
// If ODM combine is enabled, then we use at most 1 pipe per
// odm slice per plane, i.e. MPC combine is never used