mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-28 23:24:50 +00:00
arm64: tegra: Enable native timers on Tegra194
The native timers IP block found on NVIDIA Tegra SoCs implements a watchdog timer that can be used to recover from system hangs. Add and enable the device tree node on Tegra194. Signed-off-by: Thierry Reding <treding@nvidia.com> Signed-off-by: Kartik <kkartik@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
parent
c710ac0bfe
commit
5aa9083efd
1 changed files with 16 additions and 0 deletions
|
@ -719,6 +719,22 @@ emc: external-memory-controller@2c60000 {
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
timer@3010000 {
|
||||||
|
compatible = "nvidia,tegra186-timer";
|
||||||
|
reg = <0x03010000 0x000e0000>;
|
||||||
|
interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
status = "okay";
|
||||||
|
};
|
||||||
|
|
||||||
uarta: serial@3100000 {
|
uarta: serial@3100000 {
|
||||||
compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart";
|
compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart";
|
||||||
reg = <0x03100000 0x40>;
|
reg = <0x03100000 0x40>;
|
||||||
|
|
Loading…
Reference in a new issue