mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-28 20:02:17 +00:00
![Yicong Yang](/assets/img/avatar_default.png)
Some HiSilicon SMMU PMCG suffers the erratum 162001900 that the PMU disable control sometimes fail to disable the counters. This will lead to error or inaccurate data since before we enable the counters the counter's still counting for the event used in last perf session. This patch tries to fix this by hardening the global disable process. Before disable the PMU, writing an invalid event type (0xffff) to focibly stop the counters. Correspondingly restore each events on pmu::pmu_enable(). Signed-off-by: Yicong Yang <yangyicong@hisilicon.com> Link: https://lore.kernel.org/r/20230814124012.58013-1-yangyicong@huawei.com Signed-off-by: Will Deacon <will@kernel.org>
70 lines
2.6 KiB
C
70 lines
2.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (C) 2016, Semihalf
|
|
* Author: Tomasz Nowicki <tn@semihalf.com>
|
|
*/
|
|
|
|
#ifndef __ACPI_IORT_H__
|
|
#define __ACPI_IORT_H__
|
|
|
|
#include <linux/acpi.h>
|
|
#include <linux/fwnode.h>
|
|
#include <linux/irqdomain.h>
|
|
|
|
#define IORT_IRQ_MASK(irq) (irq & 0xffffffffULL)
|
|
#define IORT_IRQ_TRIGGER_MASK(irq) ((irq >> 32) & 0xffffffffULL)
|
|
|
|
/*
|
|
* PMCG model identifiers for use in smmu pmu driver. Please note
|
|
* that this is purely for the use of software and has nothing to
|
|
* do with hardware or with IORT specification.
|
|
*/
|
|
#define IORT_SMMU_V3_PMCG_GENERIC 0x00000000 /* Generic SMMUv3 PMCG */
|
|
#define IORT_SMMU_V3_PMCG_HISI_HIP08 0x00000001 /* HiSilicon HIP08 PMCG */
|
|
#define IORT_SMMU_V3_PMCG_HISI_HIP09 0x00000002 /* HiSilicon HIP09 PMCG */
|
|
|
|
int iort_register_domain_token(int trans_id, phys_addr_t base,
|
|
struct fwnode_handle *fw_node);
|
|
void iort_deregister_domain_token(int trans_id);
|
|
struct fwnode_handle *iort_find_domain_token(int trans_id);
|
|
int iort_pmsi_get_dev_id(struct device *dev, u32 *dev_id);
|
|
|
|
#ifdef CONFIG_ACPI_IORT
|
|
u32 iort_msi_map_id(struct device *dev, u32 id);
|
|
struct irq_domain *iort_get_device_domain(struct device *dev, u32 id,
|
|
enum irq_domain_bus_token bus_token);
|
|
void acpi_configure_pmsi_domain(struct device *dev);
|
|
void iort_get_rmr_sids(struct fwnode_handle *iommu_fwnode,
|
|
struct list_head *head);
|
|
void iort_put_rmr_sids(struct fwnode_handle *iommu_fwnode,
|
|
struct list_head *head);
|
|
/* IOMMU interface */
|
|
int iort_dma_get_ranges(struct device *dev, u64 *size);
|
|
int iort_iommu_configure_id(struct device *dev, const u32 *id_in);
|
|
void iort_iommu_get_resv_regions(struct device *dev, struct list_head *head);
|
|
phys_addr_t acpi_iort_dma_get_max_cpu_address(void);
|
|
#else
|
|
static inline u32 iort_msi_map_id(struct device *dev, u32 id)
|
|
{ return id; }
|
|
static inline struct irq_domain *iort_get_device_domain(
|
|
struct device *dev, u32 id, enum irq_domain_bus_token bus_token)
|
|
{ return NULL; }
|
|
static inline void acpi_configure_pmsi_domain(struct device *dev) { }
|
|
static inline
|
|
void iort_get_rmr_sids(struct fwnode_handle *iommu_fwnode, struct list_head *head) { }
|
|
static inline
|
|
void iort_put_rmr_sids(struct fwnode_handle *iommu_fwnode, struct list_head *head) { }
|
|
/* IOMMU interface */
|
|
static inline int iort_dma_get_ranges(struct device *dev, u64 *size)
|
|
{ return -ENODEV; }
|
|
static inline int iort_iommu_configure_id(struct device *dev, const u32 *id_in)
|
|
{ return -ENODEV; }
|
|
static inline
|
|
void iort_iommu_get_resv_regions(struct device *dev, struct list_head *head)
|
|
{ }
|
|
|
|
static inline phys_addr_t acpi_iort_dma_get_max_cpu_address(void)
|
|
{ return PHYS_ADDR_MAX; }
|
|
#endif
|
|
|
|
#endif /* __ACPI_IORT_H__ */
|