mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-23 09:19:51 +00:00
![Animesh Manna](/assets/img/avatar_default.png)
Batch buffer will be created through dsb-reg-write function which can have single/multiple request based on usecase and once the buffer is ready commit function will trigger the execution of the batch buffer. All the registers will be updated simultaneously. v1: Initial version. v2: Optimized code few places. (Chris) v3: USed DRM_ERROR for dsb head/tail programming failure. (Shashank) v4: reset ins_start_offset after commit. (Jani) Cc: Imre Deak <imre.deak@intel.com> Cc: Jani Nikula <jani.nikula@intel.com> Cc: Rodrigo Vivi <rodrigo.vivi@intel.com> Cc: Shashank Sharma <shashank.sharma@intel.com> Reviewed-by: Shashank Sharma <shashank.sharma@intel.com> Signed-off-by: Animesh Manna <animesh.manna@intel.com> Signed-off-by: Jani Nikula <jani.nikula@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20190920115930.27829-8-animesh.manna@intel.com
52 lines
1,009 B
C
52 lines
1,009 B
C
/* SPDX-License-Identifier: MIT
|
|
*
|
|
* Copyright © 2019 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _INTEL_DSB_H
|
|
#define _INTEL_DSB_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include "i915_reg.h"
|
|
|
|
struct intel_crtc;
|
|
struct i915_vma;
|
|
|
|
enum dsb_id {
|
|
INVALID_DSB = -1,
|
|
DSB1,
|
|
DSB2,
|
|
DSB3,
|
|
MAX_DSB_PER_PIPE
|
|
};
|
|
|
|
struct intel_dsb {
|
|
atomic_t refcount;
|
|
enum dsb_id id;
|
|
u32 *cmd_buf;
|
|
struct i915_vma *vma;
|
|
|
|
/*
|
|
* free_pos will point the first free entry position
|
|
* and help in calculating tail of command buffer.
|
|
*/
|
|
int free_pos;
|
|
|
|
/*
|
|
* ins_start_offset will help to store start address of the dsb
|
|
* instuction and help in identifying the batch of auto-increment
|
|
* register.
|
|
*/
|
|
u32 ins_start_offset;
|
|
};
|
|
|
|
struct intel_dsb *
|
|
intel_dsb_get(struct intel_crtc *crtc);
|
|
void intel_dsb_put(struct intel_dsb *dsb);
|
|
void intel_dsb_reg_write(struct intel_dsb *dsb, i915_reg_t reg, u32 val);
|
|
void intel_dsb_indexed_reg_write(struct intel_dsb *dsb, i915_reg_t reg,
|
|
u32 val);
|
|
void intel_dsb_commit(struct intel_dsb *dsb);
|
|
|
|
#endif
|