linux-stable/drivers/clk/sunxi
Stephen Boyd 51de8760fb Allwinner clocks additions for 4.7
As usual, a bunch of clocks patches for 4.7, mostly fixes and cleanups, and
 display-related clocks.
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJXI4/UAAoJEBx+YmzsjxAgJ9sP/iAKVRDJt/ng0Zw+niGC8EMZ
 AdqXCSbRj7bwnIyT+0ETEFIhaUTXVEg0wIfEQxPKIMOatL51OlR0Iuwviji43IeF
 oJUDQHSuKOZav7mlLKuEQJIOQBlqbMqjSecFyPN7yqRS9+qD+bDxWE54wXxapXPN
 QT/RT7662cSUWzmeUFE5OcBd8AIHQp32ozeWFA7kezfExUqQXHopFi98e0erba+x
 Z74cfC7aNOce3BcgpiyY0UdfHWIGZxkTEFp6KELX92gCrGVghQ+SjOTyp6FIcU/N
 Y+3BEsjMEByRfhxokKdmReoOAHlHJOmPlERa7vUqsksbEHYtNbbQxRMag76R00hI
 BdOASfvHcJVSeQQWKgOcdHoHCZcNubgDMjqv0aRY1ZX7MeVg1qxw+XEhsunUTNay
 Ifjq2qRLY2dGOioUk9adCorr3Z+Of9uPjB1VTQSbrKgJLe7fMdXp8ww6iNxQZ9eo
 x5JtjaJ2sREFQNGK8WzpImCJ5g6Oa0GQ7C4Lg/Y3obFRnsBiGDKLJDwmbHkhO/ZK
 i8N7AXIum0k+Tad8ndLLTahKJ4iH46E2RKDbieCzRIW0oqnB+nAzsm4a2SG3AJFR
 hB11sL3WCugDDJHCQvzCzdadHXSOYJC3g30r/WC7jr6ri0c7IHXQ0OHHhF1d36Ms
 rzWKUbSyINwTXtjijfiS
 =ttF/
 -----END PGP SIGNATURE-----

Merge tag 'sunxi-clocks-for-4.7' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux into clk-next

Pull Allwinner clock driver updates from Maxime Ripard:

As usual, a bunch of clocks patches for 4.7, mostly fixes and cleanups, and
display-related clocks.

* tag 'sunxi-clocks-for-4.7' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux:
  clk: sunxi: Let divs clocks read the base factor clock name from devicetree
  clk: sunxi: Add TCON channel1 clock
  clk: sunxi: Add PLL3 clock
  dt-bindings: clk: sun5i: add DRAM gates compatible
  clk: sunxi: Use resource_size
  clk: sunxi: Add sun6i/8i display support
  clk: sunxi: mod1 clock should modify it's parent
2016-05-02 17:03:08 -07:00
..
clk-a10-codec.c clk: sunxi: codec clock support 2015-10-21 21:51:28 +02:00
clk-a10-hosc.c clk: sunxi: Remove CLK_IS_ROOT 2016-04-15 16:50:05 -07:00
clk-a10-mod1.c clk: sunxi: mod1 clock should modify it's parent 2016-04-22 00:29:21 +02:00
clk-a10-pll2.c clk: sunxi: pll2: Fix clock running too fast 2015-12-02 23:27:47 -08:00
clk-a10-ve.c clk: sunxi: Make reset_control_ops const 2016-03-29 16:30:07 -07:00
clk-a20-gmac.c clk: sunxi: Remove clk_register_clkdev calls 2016-02-11 20:05:47 +01:00
clk-factors.c clk: sunxi: Remove clk_register_clkdev calls 2016-02-11 20:05:47 +01:00
clk-factors.h clk: sunxi: Remove clk_register_clkdev calls 2016-02-11 20:05:47 +01:00
clk-mod0.c clk: sunxi: Remove clk_register_clkdev calls 2016-02-11 20:05:47 +01:00
clk-simple-gates.c clk: sunxi: Add apb0 gates for H3 2016-02-25 11:30:32 -08:00
clk-sun4i-pll3.c clk: sunxi: Add PLL3 clock 2016-04-22 00:29:23 +02:00
clk-sun4i-tcon-ch1.c clk: sunxi: Add TCON channel1 clock 2016-04-22 00:29:24 +02:00
clk-sun6i-apb0-gates.c clk: sunxi: Remove clk_register_clkdev calls 2016-02-11 20:05:47 +01:00
clk-sun6i-apb0.c clk: sunxi: sun6i-apb0: Fix module autoload for OF platform driver 2015-09-16 15:22:23 -07:00
clk-sun6i-ar100.c clk: sunxi: don't mark sun6i_ar100_data __initconst 2016-02-02 18:33:25 +01:00
clk-sun8i-apb0.c clk: sunxi: Fix sun8i-a23-apb0-clk divider flags 2016-02-16 09:47:41 +01:00
clk-sun8i-bus-gates.c clk: sunxi: add bus gates for A83T 2016-02-02 14:14:24 +01:00
clk-sun8i-mbus.c clk: sunxi: Remove use of variable length array 2016-03-15 15:15:27 -07:00
clk-sun9i-core.c clk: sunxi: Remove clk_register_clkdev calls 2016-02-11 20:05:47 +01:00
clk-sun9i-cpus.c clk: sunxi: Add sun9i A80 cpus (cpu special) clock support 2015-12-01 14:06:47 +01:00
clk-sun9i-mmc.c Allwinner clocks additions for 4.7 2016-05-02 17:03:08 -07:00
clk-sunxi.c clk: sunxi: Let divs clocks read the base factor clock name from devicetree 2016-04-25 10:57:45 +02:00
clk-usb.c clk: sunxi: Make reset_control_ops const 2016-03-29 16:30:07 -07:00
Makefile clk: sunxi: Add TCON channel1 clock 2016-04-22 00:29:24 +02:00