2009-09-22 23:46:02 +00:00
|
|
|
/*
|
|
|
|
* Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
|
|
* Copyright (C) 2008 Juergen Beisert
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the
|
|
|
|
* Free Software Foundation
|
|
|
|
* 51 Franklin Street, Fifth Floor
|
|
|
|
* Boston, MA 02110-1301, USA.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/clk.h>
|
|
|
|
#include <linux/completion.h>
|
|
|
|
#include <linux/delay.h>
|
2014-09-11 01:18:44 +00:00
|
|
|
#include <linux/dmaengine.h>
|
|
|
|
#include <linux/dma-mapping.h>
|
2009-09-22 23:46:02 +00:00
|
|
|
#include <linux/err.h>
|
|
|
|
#include <linux/gpio.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/platform_device.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 08:04:11 +00:00
|
|
|
#include <linux/slab.h>
|
2009-09-22 23:46:02 +00:00
|
|
|
#include <linux/spi/spi.h>
|
|
|
|
#include <linux/spi/spi_bitbang.h>
|
|
|
|
#include <linux/types.h>
|
2011-07-09 17:16:41 +00:00
|
|
|
#include <linux/of.h>
|
|
|
|
#include <linux/of_device.h>
|
|
|
|
#include <linux/of_gpio.h>
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2014-09-11 01:18:44 +00:00
|
|
|
#include <linux/platform_data/dma-imx.h>
|
2012-08-24 13:14:29 +00:00
|
|
|
#include <linux/platform_data/spi-imx.h>
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
#define DRIVER_NAME "spi_imx"
|
|
|
|
|
|
|
|
#define MXC_CSPIRXDATA 0x00
|
|
|
|
#define MXC_CSPITXDATA 0x04
|
|
|
|
#define MXC_CSPICTRL 0x08
|
|
|
|
#define MXC_CSPIINT 0x0c
|
|
|
|
#define MXC_RESET 0x1c
|
|
|
|
|
|
|
|
/* generic defines to abstract from the different register layouts */
|
|
|
|
#define MXC_INT_RR (1 << 0) /* Receive data ready interrupt */
|
|
|
|
#define MXC_INT_TE (1 << 1) /* Transmit FIFO empty interrupt */
|
|
|
|
|
2014-09-11 01:18:44 +00:00
|
|
|
/* The maximum bytes that a sdma BD can transfer.*/
|
|
|
|
#define MAX_SDMA_BD_BYTES (1 << 15)
|
2009-10-01 22:44:28 +00:00
|
|
|
struct spi_imx_config {
|
2009-09-22 23:46:02 +00:00
|
|
|
unsigned int speed_hz;
|
|
|
|
unsigned int bpw;
|
|
|
|
};
|
|
|
|
|
2010-09-09 13:29:01 +00:00
|
|
|
enum spi_imx_devtype {
|
2011-07-09 17:16:39 +00:00
|
|
|
IMX1_CSPI,
|
|
|
|
IMX21_CSPI,
|
|
|
|
IMX27_CSPI,
|
|
|
|
IMX31_CSPI,
|
|
|
|
IMX35_CSPI, /* CSPI on all i.mx except above */
|
|
|
|
IMX51_ECSPI, /* ECSPI on i.mx51 and later */
|
2010-09-09 13:29:01 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
struct spi_imx_data;
|
|
|
|
|
|
|
|
struct spi_imx_devtype_data {
|
|
|
|
void (*intctrl)(struct spi_imx_data *, int);
|
2016-06-08 17:02:06 +00:00
|
|
|
int (*config)(struct spi_device *, struct spi_imx_config *);
|
2010-09-09 13:29:01 +00:00
|
|
|
void (*trigger)(struct spi_imx_data *);
|
|
|
|
int (*rx_available)(struct spi_imx_data *);
|
2010-09-10 07:19:18 +00:00
|
|
|
void (*reset)(struct spi_imx_data *);
|
2011-07-09 17:16:39 +00:00
|
|
|
enum spi_imx_devtype devtype;
|
2010-09-09 13:29:01 +00:00
|
|
|
};
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
struct spi_imx_data {
|
2009-09-22 23:46:02 +00:00
|
|
|
struct spi_bitbang bitbang;
|
2016-02-17 13:28:48 +00:00
|
|
|
struct device *dev;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
struct completion xfer_done;
|
2012-03-29 19:54:18 +00:00
|
|
|
void __iomem *base;
|
2016-02-24 08:20:29 +00:00
|
|
|
unsigned long base_phys;
|
|
|
|
|
2012-03-07 08:30:22 +00:00
|
|
|
struct clk *clk_per;
|
|
|
|
struct clk *clk_ipg;
|
2009-09-22 23:46:02 +00:00
|
|
|
unsigned long spi_clk;
|
2016-02-19 07:43:03 +00:00
|
|
|
unsigned int spi_bus_clk;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2016-02-24 08:20:29 +00:00
|
|
|
unsigned int bytes_per_word;
|
|
|
|
|
2009-09-22 23:46:02 +00:00
|
|
|
unsigned int count;
|
2009-10-01 22:44:28 +00:00
|
|
|
void (*tx)(struct spi_imx_data *);
|
|
|
|
void (*rx)(struct spi_imx_data *);
|
2009-09-22 23:46:02 +00:00
|
|
|
void *rx_buf;
|
|
|
|
const void *tx_buf;
|
|
|
|
unsigned int txfifo; /* number of words pushed in tx FIFO */
|
|
|
|
|
2014-09-11 01:18:44 +00:00
|
|
|
/* DMA */
|
|
|
|
bool usedma;
|
2015-12-05 16:57:01 +00:00
|
|
|
u32 wml;
|
2014-09-11 01:18:44 +00:00
|
|
|
struct completion dma_rx_completion;
|
|
|
|
struct completion dma_tx_completion;
|
|
|
|
|
2012-05-21 19:49:35 +00:00
|
|
|
const struct spi_imx_devtype_data *devtype_data;
|
2009-09-22 23:46:02 +00:00
|
|
|
};
|
|
|
|
|
2011-07-09 17:16:39 +00:00
|
|
|
static inline int is_imx27_cspi(struct spi_imx_data *d)
|
|
|
|
{
|
|
|
|
return d->devtype_data->devtype == IMX27_CSPI;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int is_imx35_cspi(struct spi_imx_data *d)
|
|
|
|
{
|
|
|
|
return d->devtype_data->devtype == IMX35_CSPI;
|
|
|
|
}
|
|
|
|
|
2015-12-05 16:57:02 +00:00
|
|
|
static inline int is_imx51_ecspi(struct spi_imx_data *d)
|
|
|
|
{
|
|
|
|
return d->devtype_data->devtype == IMX51_ECSPI;
|
|
|
|
}
|
|
|
|
|
2011-07-09 17:16:39 +00:00
|
|
|
static inline unsigned spi_imx_get_fifosize(struct spi_imx_data *d)
|
|
|
|
{
|
2015-12-05 16:57:02 +00:00
|
|
|
return is_imx51_ecspi(d) ? 64 : 8;
|
2011-07-09 17:16:39 +00:00
|
|
|
}
|
|
|
|
|
2009-09-22 23:46:02 +00:00
|
|
|
#define MXC_SPI_BUF_RX(type) \
|
2009-10-01 22:44:28 +00:00
|
|
|
static void spi_imx_buf_rx_##type(struct spi_imx_data *spi_imx) \
|
2009-09-22 23:46:02 +00:00
|
|
|
{ \
|
2009-10-01 22:44:28 +00:00
|
|
|
unsigned int val = readl(spi_imx->base + MXC_CSPIRXDATA); \
|
2009-09-22 23:46:02 +00:00
|
|
|
\
|
2009-10-01 22:44:28 +00:00
|
|
|
if (spi_imx->rx_buf) { \
|
|
|
|
*(type *)spi_imx->rx_buf = val; \
|
|
|
|
spi_imx->rx_buf += sizeof(type); \
|
2009-09-22 23:46:02 +00:00
|
|
|
} \
|
|
|
|
}
|
|
|
|
|
|
|
|
#define MXC_SPI_BUF_TX(type) \
|
2009-10-01 22:44:28 +00:00
|
|
|
static void spi_imx_buf_tx_##type(struct spi_imx_data *spi_imx) \
|
2009-09-22 23:46:02 +00:00
|
|
|
{ \
|
|
|
|
type val = 0; \
|
|
|
|
\
|
2009-10-01 22:44:28 +00:00
|
|
|
if (spi_imx->tx_buf) { \
|
|
|
|
val = *(type *)spi_imx->tx_buf; \
|
|
|
|
spi_imx->tx_buf += sizeof(type); \
|
2009-09-22 23:46:02 +00:00
|
|
|
} \
|
|
|
|
\
|
2009-10-01 22:44:28 +00:00
|
|
|
spi_imx->count -= sizeof(type); \
|
2009-09-22 23:46:02 +00:00
|
|
|
\
|
2009-10-01 22:44:28 +00:00
|
|
|
writel(val, spi_imx->base + MXC_CSPITXDATA); \
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
MXC_SPI_BUF_RX(u8)
|
|
|
|
MXC_SPI_BUF_TX(u8)
|
|
|
|
MXC_SPI_BUF_RX(u16)
|
|
|
|
MXC_SPI_BUF_TX(u16)
|
|
|
|
MXC_SPI_BUF_RX(u32)
|
|
|
|
MXC_SPI_BUF_TX(u32)
|
|
|
|
|
|
|
|
/* First entry is reserved, second entry is valid only if SDHC_SPIEN is set
|
|
|
|
* (which is currently not the case in this driver)
|
|
|
|
*/
|
|
|
|
static int mxc_clkdivs[] = {0, 3, 4, 6, 8, 12, 16, 24, 32, 48, 64, 96, 128, 192,
|
|
|
|
256, 384, 512, 768, 1024};
|
|
|
|
|
|
|
|
/* MX21, MX27 */
|
2009-10-01 22:44:28 +00:00
|
|
|
static unsigned int spi_imx_clkdiv_1(unsigned int fin,
|
2016-11-01 21:18:39 +00:00
|
|
|
unsigned int fspi, unsigned int max, unsigned int *fres)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
2011-07-09 17:16:39 +00:00
|
|
|
int i;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
for (i = 2; i < max; i++)
|
|
|
|
if (fspi * mxc_clkdivs[i] >= fin)
|
2016-11-01 21:18:39 +00:00
|
|
|
break;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2016-11-01 21:18:39 +00:00
|
|
|
*fres = fin / mxc_clkdivs[i];
|
|
|
|
return i;
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2010-09-09 19:02:48 +00:00
|
|
|
/* MX1, MX31, MX35, MX51 CSPI */
|
2009-10-01 22:44:28 +00:00
|
|
|
static unsigned int spi_imx_clkdiv_2(unsigned int fin,
|
2016-09-01 20:38:40 +00:00
|
|
|
unsigned int fspi, unsigned int *fres)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
|
|
|
int i, div = 4;
|
|
|
|
|
|
|
|
for (i = 0; i < 7; i++) {
|
|
|
|
if (fspi * div >= fin)
|
2016-09-01 20:38:40 +00:00
|
|
|
goto out;
|
2009-09-22 23:46:02 +00:00
|
|
|
div <<= 1;
|
|
|
|
}
|
|
|
|
|
2016-09-01 20:38:40 +00:00
|
|
|
out:
|
|
|
|
*fres = fin / div;
|
|
|
|
return i;
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2016-02-24 08:20:29 +00:00
|
|
|
static int spi_imx_bytes_per_word(const int bpw)
|
|
|
|
{
|
|
|
|
return DIV_ROUND_UP(bpw, BITS_PER_BYTE);
|
|
|
|
}
|
|
|
|
|
2014-09-11 01:18:44 +00:00
|
|
|
static bool spi_imx_can_dma(struct spi_master *master, struct spi_device *spi,
|
|
|
|
struct spi_transfer *transfer)
|
|
|
|
{
|
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(master);
|
2017-01-06 12:22:18 +00:00
|
|
|
unsigned int bpw, i;
|
2016-02-24 08:20:29 +00:00
|
|
|
|
|
|
|
if (!master->dma_rx)
|
|
|
|
return false;
|
|
|
|
|
2016-03-17 08:21:50 +00:00
|
|
|
if (!transfer)
|
|
|
|
return false;
|
|
|
|
|
|
|
|
bpw = transfer->bits_per_word;
|
2016-02-24 08:20:29 +00:00
|
|
|
if (!bpw)
|
|
|
|
bpw = spi->bits_per_word;
|
|
|
|
|
|
|
|
bpw = spi_imx_bytes_per_word(bpw);
|
|
|
|
|
|
|
|
if (bpw != 1 && bpw != 2 && bpw != 4)
|
|
|
|
return false;
|
|
|
|
|
2017-01-06 12:22:18 +00:00
|
|
|
for (i = spi_imx_get_fifosize(spi_imx) / 2; i > 0; i--) {
|
|
|
|
if (!(transfer->len % (i * bpw)))
|
|
|
|
break;
|
|
|
|
}
|
2016-02-24 08:20:29 +00:00
|
|
|
|
2017-01-06 12:22:18 +00:00
|
|
|
if (i == 0)
|
2016-02-24 08:20:29 +00:00
|
|
|
return false;
|
2014-09-11 01:18:44 +00:00
|
|
|
|
2017-01-06 12:22:18 +00:00
|
|
|
spi_imx->wml = i;
|
|
|
|
|
2016-02-24 08:20:29 +00:00
|
|
|
return true;
|
2014-09-11 01:18:44 +00:00
|
|
|
}
|
|
|
|
|
2011-07-09 17:16:37 +00:00
|
|
|
#define MX51_ECSPI_CTRL 0x08
|
|
|
|
#define MX51_ECSPI_CTRL_ENABLE (1 << 0)
|
|
|
|
#define MX51_ECSPI_CTRL_XCH (1 << 2)
|
2014-09-11 01:18:44 +00:00
|
|
|
#define MX51_ECSPI_CTRL_SMC (1 << 3)
|
2011-07-09 17:16:37 +00:00
|
|
|
#define MX51_ECSPI_CTRL_MODE_MASK (0xf << 4)
|
|
|
|
#define MX51_ECSPI_CTRL_POSTDIV_OFFSET 8
|
|
|
|
#define MX51_ECSPI_CTRL_PREDIV_OFFSET 12
|
|
|
|
#define MX51_ECSPI_CTRL_CS(cs) ((cs) << 18)
|
|
|
|
#define MX51_ECSPI_CTRL_BL_OFFSET 20
|
|
|
|
|
|
|
|
#define MX51_ECSPI_CONFIG 0x0c
|
|
|
|
#define MX51_ECSPI_CONFIG_SCLKPHA(cs) (1 << ((cs) + 0))
|
|
|
|
#define MX51_ECSPI_CONFIG_SCLKPOL(cs) (1 << ((cs) + 4))
|
|
|
|
#define MX51_ECSPI_CONFIG_SBBCTRL(cs) (1 << ((cs) + 8))
|
|
|
|
#define MX51_ECSPI_CONFIG_SSBPOL(cs) (1 << ((cs) + 12))
|
2012-09-25 11:21:57 +00:00
|
|
|
#define MX51_ECSPI_CONFIG_SCLKCTL(cs) (1 << ((cs) + 20))
|
2011-07-09 17:16:37 +00:00
|
|
|
|
|
|
|
#define MX51_ECSPI_INT 0x10
|
|
|
|
#define MX51_ECSPI_INT_TEEN (1 << 0)
|
|
|
|
#define MX51_ECSPI_INT_RREN (1 << 3)
|
|
|
|
|
2014-09-11 01:18:44 +00:00
|
|
|
#define MX51_ECSPI_DMA 0x14
|
2016-02-24 08:20:31 +00:00
|
|
|
#define MX51_ECSPI_DMA_TX_WML(wml) ((wml) & 0x3f)
|
|
|
|
#define MX51_ECSPI_DMA_RX_WML(wml) (((wml) & 0x3f) << 16)
|
|
|
|
#define MX51_ECSPI_DMA_RXT_WML(wml) (((wml) & 0x3f) << 24)
|
2014-09-11 01:18:44 +00:00
|
|
|
|
2016-02-24 08:20:27 +00:00
|
|
|
#define MX51_ECSPI_DMA_TEDEN (1 << 7)
|
|
|
|
#define MX51_ECSPI_DMA_RXDEN (1 << 23)
|
|
|
|
#define MX51_ECSPI_DMA_RXTDEN (1 << 31)
|
2014-09-11 01:18:44 +00:00
|
|
|
|
2011-07-09 17:16:37 +00:00
|
|
|
#define MX51_ECSPI_STAT 0x18
|
|
|
|
#define MX51_ECSPI_STAT_RR (1 << 3)
|
2010-09-09 19:02:48 +00:00
|
|
|
|
2015-12-04 01:23:24 +00:00
|
|
|
#define MX51_ECSPI_TESTREG 0x20
|
|
|
|
#define MX51_ECSPI_TESTREG_LBC BIT(31)
|
|
|
|
|
2010-09-09 19:02:48 +00:00
|
|
|
/* MX51 eCSPI */
|
2016-02-17 13:28:48 +00:00
|
|
|
static unsigned int mx51_ecspi_clkdiv(struct spi_imx_data *spi_imx,
|
|
|
|
unsigned int fspi, unsigned int *fres)
|
2010-09-09 19:02:48 +00:00
|
|
|
{
|
|
|
|
/*
|
|
|
|
* there are two 4-bit dividers, the pre-divider divides by
|
|
|
|
* $pre, the post-divider by 2^$post
|
|
|
|
*/
|
|
|
|
unsigned int pre, post;
|
2016-02-17 13:28:48 +00:00
|
|
|
unsigned int fin = spi_imx->spi_clk;
|
2010-09-09 19:02:48 +00:00
|
|
|
|
|
|
|
if (unlikely(fspi > fin))
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
post = fls(fin) - fls(fspi);
|
|
|
|
if (fin > fspi << post)
|
|
|
|
post++;
|
|
|
|
|
|
|
|
/* now we have: (fin <= fspi << post) with post being minimal */
|
|
|
|
|
|
|
|
post = max(4U, post) - 4;
|
|
|
|
if (unlikely(post > 0xf)) {
|
2016-02-17 13:28:48 +00:00
|
|
|
dev_err(spi_imx->dev, "cannot set clock freq: %u (base freq: %u)\n",
|
|
|
|
fspi, fin);
|
2010-09-09 19:02:48 +00:00
|
|
|
return 0xff;
|
|
|
|
}
|
|
|
|
|
|
|
|
pre = DIV_ROUND_UP(fin, fspi << post) - 1;
|
|
|
|
|
2016-02-17 13:28:48 +00:00
|
|
|
dev_dbg(spi_imx->dev, "%s: fin: %u, fspi: %u, post: %u, pre: %u\n",
|
2010-09-09 19:02:48 +00:00
|
|
|
__func__, fin, fspi, post, pre);
|
spi: spi-imx: Fix out-of-order CS/SCLK operation at low speeds
Problem:
--------
The problem this patch addresses has the following assumptions about the
SPI bus setup:
- The hardware used to find this is Freescale i.MX537 @ 1200MHz
- The SPI SCLK operate at very low speed, less than 200 kHz
- There are two SPI devices attached to the bus
- Each device uses different GPIO for chipselect
- Each device requires different SCLK signal polarity
The observation of the SCLK and GPIO chipselect lines with a logic analyzer
shows, that the SCLK polarity change does sometimes happen after the GPIO
chipselect is asserted. The SPI slave device reacts on that by counting the
SCLK polarity change as a clock pulse, which disrupts the communication with
the SPI slave device.
Explanation:
------------
We found an interesting correlation, that the maximum delay between the write
into the ECSPIx_CONFIGREG register and the change of SCLK polarity at each
SCLK frequency of 10 kHz, 20 kHz, 50 kHz and 100 kHz is 100 uS, 50 uS, 20 uS
and 10 uS respectively. This lead us to a theory, that at SCLK frequency of
1 Hz, the delay would be 1 S. Therefore, the time it takes for the write to
ECSPIx_CONFIGREG to take effect in the hardware is up to the duration of 1
tick of the SCLK clock.
During this delay period, if the SCLK frequency is too low, the execution of
the spi-imx.c driver can advance so much, that the GPIO chipselect will be
asserted. The GPIO chipselect is asserted almost immediatelly.
Solution:
---------
The solution this patch presents is simple. We calculate the resulting SCLK
clock first by dividing the ECSPI block clock by both dividers that are to be
programmed into the configuration register. Based on the resulting SCLK clock,
we derive the delay it will take for the changes to get really applied. We are
extra careful here so we delay twice as long as we should. Note that the patch
does not create additional overhead at high speeds as the delay will likely be
close to zero there.
Signed-off-by: Marek Vasut <marex@denx.de>
To: linux-spi@vger.kernel.org
Cc: Fabio Estevam <fabio.estevam@freescale.com>
Cc: Huang Shijie <b32955@freescale.com>
Cc: Mark Brown <broonie@kernel.org>
Cc: Sascha Hauer <s.hauer@pengutronix.de>
Cc: Shawn Guo <shawn.guo@linaro.org>
Signed-off-by: Mark Brown <broonie@linaro.org>
2013-12-18 17:31:47 +00:00
|
|
|
|
|
|
|
/* Resulting frequency for the SCLK line. */
|
|
|
|
*fres = (fin / (pre + 1)) >> post;
|
|
|
|
|
2011-07-09 17:16:37 +00:00
|
|
|
return (pre << MX51_ECSPI_CTRL_PREDIV_OFFSET) |
|
|
|
|
(post << MX51_ECSPI_CTRL_POSTDIV_OFFSET);
|
2010-09-09 19:02:48 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx51_ecspi_intctrl(struct spi_imx_data *spi_imx, int enable)
|
2010-09-09 19:02:48 +00:00
|
|
|
{
|
|
|
|
unsigned val = 0;
|
|
|
|
|
|
|
|
if (enable & MXC_INT_TE)
|
2011-07-09 17:16:37 +00:00
|
|
|
val |= MX51_ECSPI_INT_TEEN;
|
2010-09-09 19:02:48 +00:00
|
|
|
|
|
|
|
if (enable & MXC_INT_RR)
|
2011-07-09 17:16:37 +00:00
|
|
|
val |= MX51_ECSPI_INT_RREN;
|
2010-09-09 19:02:48 +00:00
|
|
|
|
2011-07-09 17:16:37 +00:00
|
|
|
writel(val, spi_imx->base + MX51_ECSPI_INT);
|
2010-09-09 19:02:48 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx51_ecspi_trigger(struct spi_imx_data *spi_imx)
|
2010-09-09 19:02:48 +00:00
|
|
|
{
|
2016-02-24 08:20:32 +00:00
|
|
|
u32 reg;
|
2014-09-11 01:18:44 +00:00
|
|
|
|
2016-02-24 08:20:32 +00:00
|
|
|
reg = readl(spi_imx->base + MX51_ECSPI_CTRL);
|
|
|
|
reg |= MX51_ECSPI_CTRL_XCH;
|
2011-07-09 17:16:37 +00:00
|
|
|
writel(reg, spi_imx->base + MX51_ECSPI_CTRL);
|
2010-09-09 19:02:48 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static int mx51_ecspi_config(struct spi_device *spi,
|
|
|
|
struct spi_imx_config *config)
|
2010-09-09 19:02:48 +00:00
|
|
|
{
|
2016-06-08 17:02:06 +00:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(spi->master);
|
2016-03-15 13:24:36 +00:00
|
|
|
u32 ctrl = MX51_ECSPI_CTRL_ENABLE;
|
2015-12-04 01:23:24 +00:00
|
|
|
u32 clk = config->speed_hz, delay, reg;
|
2016-03-15 13:24:36 +00:00
|
|
|
u32 cfg = readl(spi_imx->base + MX51_ECSPI_CONFIG);
|
2010-09-09 19:02:48 +00:00
|
|
|
|
2011-02-08 20:08:59 +00:00
|
|
|
/*
|
|
|
|
* The hardware seems to have a race condition when changing modes. The
|
|
|
|
* current assumption is that the selection of the channel arrives
|
|
|
|
* earlier in the hardware than the mode bits when they are written at
|
|
|
|
* the same time.
|
|
|
|
* So set master mode for all channels as we do not support slave mode.
|
|
|
|
*/
|
2011-07-09 17:16:37 +00:00
|
|
|
ctrl |= MX51_ECSPI_CTRL_MODE_MASK;
|
2010-09-09 19:02:48 +00:00
|
|
|
|
|
|
|
/* set clock speed */
|
2016-02-17 13:28:48 +00:00
|
|
|
ctrl |= mx51_ecspi_clkdiv(spi_imx, config->speed_hz, &clk);
|
2016-02-19 07:43:03 +00:00
|
|
|
spi_imx->spi_bus_clk = clk;
|
2010-09-09 19:02:48 +00:00
|
|
|
|
|
|
|
/* set chip select to use */
|
2016-06-08 17:02:06 +00:00
|
|
|
ctrl |= MX51_ECSPI_CTRL_CS(spi->chip_select);
|
2010-09-09 19:02:48 +00:00
|
|
|
|
2011-07-09 17:16:37 +00:00
|
|
|
ctrl |= (config->bpw - 1) << MX51_ECSPI_CTRL_BL_OFFSET;
|
2010-09-09 19:02:48 +00:00
|
|
|
|
2016-06-08 17:02:06 +00:00
|
|
|
cfg |= MX51_ECSPI_CONFIG_SBBCTRL(spi->chip_select);
|
2010-09-09 19:02:48 +00:00
|
|
|
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_CPHA)
|
2016-06-08 17:02:06 +00:00
|
|
|
cfg |= MX51_ECSPI_CONFIG_SCLKPHA(spi->chip_select);
|
2016-03-15 13:24:36 +00:00
|
|
|
else
|
2016-06-08 17:02:06 +00:00
|
|
|
cfg &= ~MX51_ECSPI_CONFIG_SCLKPHA(spi->chip_select);
|
2010-09-09 19:02:48 +00:00
|
|
|
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_CPOL) {
|
2016-06-08 17:02:06 +00:00
|
|
|
cfg |= MX51_ECSPI_CONFIG_SCLKPOL(spi->chip_select);
|
|
|
|
cfg |= MX51_ECSPI_CONFIG_SCLKCTL(spi->chip_select);
|
2016-03-15 13:24:36 +00:00
|
|
|
} else {
|
2016-06-08 17:02:06 +00:00
|
|
|
cfg &= ~MX51_ECSPI_CONFIG_SCLKPOL(spi->chip_select);
|
|
|
|
cfg &= ~MX51_ECSPI_CONFIG_SCLKCTL(spi->chip_select);
|
2012-09-25 11:21:57 +00:00
|
|
|
}
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_CS_HIGH)
|
2016-06-08 17:02:06 +00:00
|
|
|
cfg |= MX51_ECSPI_CONFIG_SSBPOL(spi->chip_select);
|
2016-03-15 13:24:36 +00:00
|
|
|
else
|
2016-06-08 17:02:06 +00:00
|
|
|
cfg &= ~MX51_ECSPI_CONFIG_SSBPOL(spi->chip_select);
|
2010-09-09 19:02:48 +00:00
|
|
|
|
2016-02-24 08:20:32 +00:00
|
|
|
if (spi_imx->usedma)
|
|
|
|
ctrl |= MX51_ECSPI_CTRL_SMC;
|
|
|
|
|
2015-12-08 06:43:43 +00:00
|
|
|
/* CTRL register always go first to bring out controller from reset */
|
|
|
|
writel(ctrl, spi_imx->base + MX51_ECSPI_CTRL);
|
|
|
|
|
2015-12-04 01:23:24 +00:00
|
|
|
reg = readl(spi_imx->base + MX51_ECSPI_TESTREG);
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_LOOP)
|
2015-12-04 01:23:24 +00:00
|
|
|
reg |= MX51_ECSPI_TESTREG_LBC;
|
|
|
|
else
|
|
|
|
reg &= ~MX51_ECSPI_TESTREG_LBC;
|
|
|
|
writel(reg, spi_imx->base + MX51_ECSPI_TESTREG);
|
|
|
|
|
2011-07-09 17:16:37 +00:00
|
|
|
writel(cfg, spi_imx->base + MX51_ECSPI_CONFIG);
|
2010-09-09 19:02:48 +00:00
|
|
|
|
spi: spi-imx: Fix out-of-order CS/SCLK operation at low speeds
Problem:
--------
The problem this patch addresses has the following assumptions about the
SPI bus setup:
- The hardware used to find this is Freescale i.MX537 @ 1200MHz
- The SPI SCLK operate at very low speed, less than 200 kHz
- There are two SPI devices attached to the bus
- Each device uses different GPIO for chipselect
- Each device requires different SCLK signal polarity
The observation of the SCLK and GPIO chipselect lines with a logic analyzer
shows, that the SCLK polarity change does sometimes happen after the GPIO
chipselect is asserted. The SPI slave device reacts on that by counting the
SCLK polarity change as a clock pulse, which disrupts the communication with
the SPI slave device.
Explanation:
------------
We found an interesting correlation, that the maximum delay between the write
into the ECSPIx_CONFIGREG register and the change of SCLK polarity at each
SCLK frequency of 10 kHz, 20 kHz, 50 kHz and 100 kHz is 100 uS, 50 uS, 20 uS
and 10 uS respectively. This lead us to a theory, that at SCLK frequency of
1 Hz, the delay would be 1 S. Therefore, the time it takes for the write to
ECSPIx_CONFIGREG to take effect in the hardware is up to the duration of 1
tick of the SCLK clock.
During this delay period, if the SCLK frequency is too low, the execution of
the spi-imx.c driver can advance so much, that the GPIO chipselect will be
asserted. The GPIO chipselect is asserted almost immediatelly.
Solution:
---------
The solution this patch presents is simple. We calculate the resulting SCLK
clock first by dividing the ECSPI block clock by both dividers that are to be
programmed into the configuration register. Based on the resulting SCLK clock,
we derive the delay it will take for the changes to get really applied. We are
extra careful here so we delay twice as long as we should. Note that the patch
does not create additional overhead at high speeds as the delay will likely be
close to zero there.
Signed-off-by: Marek Vasut <marex@denx.de>
To: linux-spi@vger.kernel.org
Cc: Fabio Estevam <fabio.estevam@freescale.com>
Cc: Huang Shijie <b32955@freescale.com>
Cc: Mark Brown <broonie@kernel.org>
Cc: Sascha Hauer <s.hauer@pengutronix.de>
Cc: Shawn Guo <shawn.guo@linaro.org>
Signed-off-by: Mark Brown <broonie@linaro.org>
2013-12-18 17:31:47 +00:00
|
|
|
/*
|
|
|
|
* Wait until the changes in the configuration register CONFIGREG
|
|
|
|
* propagate into the hardware. It takes exactly one tick of the
|
|
|
|
* SCLK clock, but we will wait two SCLK clock just to be sure. The
|
|
|
|
* effect of the delay it takes for the hardware to apply changes
|
|
|
|
* is noticable if the SCLK clock run very slow. In such a case, if
|
|
|
|
* the polarity of SCLK should be inverted, the GPIO ChipSelect might
|
|
|
|
* be asserted before the SCLK polarity changes, which would disrupt
|
|
|
|
* the SPI communication as the device on the other end would consider
|
|
|
|
* the change of SCLK polarity as a clock tick already.
|
|
|
|
*/
|
|
|
|
delay = (2 * 1000000) / clk;
|
|
|
|
if (likely(delay < 10)) /* SCLK is faster than 100 kHz */
|
|
|
|
udelay(delay);
|
|
|
|
else /* SCLK is _very_ slow */
|
|
|
|
usleep_range(delay, delay + 10);
|
|
|
|
|
2014-09-11 01:18:44 +00:00
|
|
|
/*
|
|
|
|
* Configure the DMA register: setup the watermark
|
|
|
|
* and enable DMA request.
|
|
|
|
*/
|
2016-02-24 08:20:27 +00:00
|
|
|
|
2016-02-24 08:20:31 +00:00
|
|
|
writel(MX51_ECSPI_DMA_RX_WML(spi_imx->wml) |
|
|
|
|
MX51_ECSPI_DMA_TX_WML(spi_imx->wml) |
|
|
|
|
MX51_ECSPI_DMA_RXT_WML(spi_imx->wml) |
|
2016-02-24 08:20:27 +00:00
|
|
|
MX51_ECSPI_DMA_TEDEN | MX51_ECSPI_DMA_RXDEN |
|
|
|
|
MX51_ECSPI_DMA_RXTDEN, spi_imx->base + MX51_ECSPI_DMA);
|
2014-09-11 01:18:44 +00:00
|
|
|
|
2010-09-09 19:02:48 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static int mx51_ecspi_rx_available(struct spi_imx_data *spi_imx)
|
2010-09-09 19:02:48 +00:00
|
|
|
{
|
2011-07-09 17:16:37 +00:00
|
|
|
return readl(spi_imx->base + MX51_ECSPI_STAT) & MX51_ECSPI_STAT_RR;
|
2010-09-09 19:02:48 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx51_ecspi_reset(struct spi_imx_data *spi_imx)
|
2010-09-09 19:02:48 +00:00
|
|
|
{
|
|
|
|
/* drain receive buffer */
|
2011-07-09 17:16:37 +00:00
|
|
|
while (mx51_ecspi_rx_available(spi_imx))
|
2010-09-09 19:02:48 +00:00
|
|
|
readl(spi_imx->base + MXC_CSPIRXDATA);
|
|
|
|
}
|
|
|
|
|
2009-09-22 23:46:02 +00:00
|
|
|
#define MX31_INTREG_TEEN (1 << 0)
|
|
|
|
#define MX31_INTREG_RREN (1 << 3)
|
|
|
|
|
|
|
|
#define MX31_CSPICTRL_ENABLE (1 << 0)
|
|
|
|
#define MX31_CSPICTRL_MASTER (1 << 1)
|
|
|
|
#define MX31_CSPICTRL_XCH (1 << 2)
|
2016-10-19 22:42:25 +00:00
|
|
|
#define MX31_CSPICTRL_SMC (1 << 3)
|
2009-09-22 23:46:02 +00:00
|
|
|
#define MX31_CSPICTRL_POL (1 << 4)
|
|
|
|
#define MX31_CSPICTRL_PHA (1 << 5)
|
|
|
|
#define MX31_CSPICTRL_SSCTL (1 << 6)
|
|
|
|
#define MX31_CSPICTRL_SSPOL (1 << 7)
|
|
|
|
#define MX31_CSPICTRL_BC_SHIFT 8
|
|
|
|
#define MX35_CSPICTRL_BL_SHIFT 20
|
|
|
|
#define MX31_CSPICTRL_CS_SHIFT 24
|
|
|
|
#define MX35_CSPICTRL_CS_SHIFT 12
|
|
|
|
#define MX31_CSPICTRL_DR_SHIFT 16
|
|
|
|
|
2016-10-19 22:42:25 +00:00
|
|
|
#define MX31_CSPI_DMAREG 0x10
|
|
|
|
#define MX31_DMAREG_RH_DEN (1<<4)
|
|
|
|
#define MX31_DMAREG_TH_DEN (1<<1)
|
|
|
|
|
2009-09-22 23:46:02 +00:00
|
|
|
#define MX31_CSPISTATUS 0x14
|
|
|
|
#define MX31_STATUS_RR (1 << 3)
|
|
|
|
|
2016-09-01 20:39:58 +00:00
|
|
|
#define MX31_CSPI_TESTREG 0x1C
|
|
|
|
#define MX31_TEST_LBC (1 << 14)
|
|
|
|
|
2009-09-22 23:46:02 +00:00
|
|
|
/* These functions also work for the i.MX35, but be aware that
|
|
|
|
* the i.MX35 has a slightly different register layout for bits
|
|
|
|
* we do not use here.
|
|
|
|
*/
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx31_intctrl(struct spi_imx_data *spi_imx, int enable)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
|
|
|
unsigned int val = 0;
|
|
|
|
|
|
|
|
if (enable & MXC_INT_TE)
|
|
|
|
val |= MX31_INTREG_TEEN;
|
|
|
|
if (enable & MXC_INT_RR)
|
|
|
|
val |= MX31_INTREG_RREN;
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
writel(val, spi_imx->base + MXC_CSPIINT);
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx31_trigger(struct spi_imx_data *spi_imx)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
|
|
|
unsigned int reg;
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
reg = readl(spi_imx->base + MXC_CSPICTRL);
|
2009-09-22 23:46:02 +00:00
|
|
|
reg |= MX31_CSPICTRL_XCH;
|
2009-10-01 22:44:28 +00:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static int mx31_config(struct spi_device *spi, struct spi_imx_config *config)
|
2010-09-10 07:19:18 +00:00
|
|
|
{
|
2016-06-08 17:02:06 +00:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(spi->master);
|
2010-09-10 07:19:18 +00:00
|
|
|
unsigned int reg = MX31_CSPICTRL_ENABLE | MX31_CSPICTRL_MASTER;
|
2016-09-01 20:38:40 +00:00
|
|
|
unsigned int clk;
|
2010-09-10 07:19:18 +00:00
|
|
|
|
2016-09-01 20:38:40 +00:00
|
|
|
reg |= spi_imx_clkdiv_2(spi_imx->spi_clk, config->speed_hz, &clk) <<
|
2010-09-10 07:19:18 +00:00
|
|
|
MX31_CSPICTRL_DR_SHIFT;
|
2016-09-01 20:38:40 +00:00
|
|
|
spi_imx->spi_bus_clk = clk;
|
2010-09-10 07:19:18 +00:00
|
|
|
|
2011-07-09 17:16:39 +00:00
|
|
|
if (is_imx35_cspi(spi_imx)) {
|
2011-07-09 17:16:38 +00:00
|
|
|
reg |= (config->bpw - 1) << MX35_CSPICTRL_BL_SHIFT;
|
|
|
|
reg |= MX31_CSPICTRL_SSCTL;
|
|
|
|
} else {
|
|
|
|
reg |= (config->bpw - 1) << MX31_CSPICTRL_BC_SHIFT;
|
|
|
|
}
|
2010-09-10 07:19:18 +00:00
|
|
|
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_CPHA)
|
2010-09-10 07:19:18 +00:00
|
|
|
reg |= MX31_CSPICTRL_PHA;
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_CPOL)
|
2010-09-10 07:19:18 +00:00
|
|
|
reg |= MX31_CSPICTRL_POL;
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_CS_HIGH)
|
2010-09-10 07:19:18 +00:00
|
|
|
reg |= MX31_CSPICTRL_SSPOL;
|
2016-06-08 17:02:06 +00:00
|
|
|
if (spi->cs_gpio < 0)
|
|
|
|
reg |= (spi->cs_gpio + 32) <<
|
2011-07-09 17:16:39 +00:00
|
|
|
(is_imx35_cspi(spi_imx) ? MX35_CSPICTRL_CS_SHIFT :
|
|
|
|
MX31_CSPICTRL_CS_SHIFT);
|
2010-09-10 07:19:18 +00:00
|
|
|
|
2016-10-19 22:42:25 +00:00
|
|
|
if (spi_imx->usedma)
|
|
|
|
reg |= MX31_CSPICTRL_SMC;
|
|
|
|
|
2010-09-10 07:19:18 +00:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
|
|
|
|
2016-09-01 20:39:58 +00:00
|
|
|
reg = readl(spi_imx->base + MX31_CSPI_TESTREG);
|
|
|
|
if (spi->mode & SPI_LOOP)
|
|
|
|
reg |= MX31_TEST_LBC;
|
|
|
|
else
|
|
|
|
reg &= ~MX31_TEST_LBC;
|
|
|
|
writel(reg, spi_imx->base + MX31_CSPI_TESTREG);
|
|
|
|
|
2016-10-19 22:42:25 +00:00
|
|
|
if (spi_imx->usedma) {
|
|
|
|
/* configure DMA requests when RXFIFO is half full and
|
|
|
|
when TXFIFO is half empty */
|
|
|
|
writel(MX31_DMAREG_RH_DEN | MX31_DMAREG_TH_DEN,
|
|
|
|
spi_imx->base + MX31_CSPI_DMAREG);
|
|
|
|
}
|
|
|
|
|
2010-09-10 07:19:18 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static int mx31_rx_available(struct spi_imx_data *spi_imx)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
2009-10-01 22:44:28 +00:00
|
|
|
return readl(spi_imx->base + MX31_CSPISTATUS) & MX31_STATUS_RR;
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx31_reset(struct spi_imx_data *spi_imx)
|
2010-09-10 07:19:18 +00:00
|
|
|
{
|
|
|
|
/* drain receive buffer */
|
2011-07-09 17:16:38 +00:00
|
|
|
while (readl(spi_imx->base + MX31_CSPISTATUS) & MX31_STATUS_RR)
|
2010-09-10 07:19:18 +00:00
|
|
|
readl(spi_imx->base + MXC_CSPIRXDATA);
|
|
|
|
}
|
|
|
|
|
2011-07-09 17:16:36 +00:00
|
|
|
#define MX21_INTREG_RR (1 << 4)
|
|
|
|
#define MX21_INTREG_TEEN (1 << 9)
|
|
|
|
#define MX21_INTREG_RREN (1 << 13)
|
|
|
|
|
|
|
|
#define MX21_CSPICTRL_POL (1 << 5)
|
|
|
|
#define MX21_CSPICTRL_PHA (1 << 6)
|
|
|
|
#define MX21_CSPICTRL_SSPOL (1 << 8)
|
|
|
|
#define MX21_CSPICTRL_XCH (1 << 9)
|
|
|
|
#define MX21_CSPICTRL_ENABLE (1 << 10)
|
|
|
|
#define MX21_CSPICTRL_MASTER (1 << 11)
|
|
|
|
#define MX21_CSPICTRL_DR_SHIFT 14
|
|
|
|
#define MX21_CSPICTRL_CS_SHIFT 19
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx21_intctrl(struct spi_imx_data *spi_imx, int enable)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
|
|
|
unsigned int val = 0;
|
|
|
|
|
|
|
|
if (enable & MXC_INT_TE)
|
2011-07-09 17:16:36 +00:00
|
|
|
val |= MX21_INTREG_TEEN;
|
2009-09-22 23:46:02 +00:00
|
|
|
if (enable & MXC_INT_RR)
|
2011-07-09 17:16:36 +00:00
|
|
|
val |= MX21_INTREG_RREN;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
writel(val, spi_imx->base + MXC_CSPIINT);
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx21_trigger(struct spi_imx_data *spi_imx)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
|
|
|
unsigned int reg;
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
reg = readl(spi_imx->base + MXC_CSPICTRL);
|
2011-07-09 17:16:36 +00:00
|
|
|
reg |= MX21_CSPICTRL_XCH;
|
2009-10-01 22:44:28 +00:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static int mx21_config(struct spi_device *spi, struct spi_imx_config *config)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
2016-06-08 17:02:06 +00:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(spi->master);
|
2011-07-09 17:16:36 +00:00
|
|
|
unsigned int reg = MX21_CSPICTRL_ENABLE | MX21_CSPICTRL_MASTER;
|
2011-07-09 17:16:39 +00:00
|
|
|
unsigned int max = is_imx27_cspi(spi_imx) ? 16 : 18;
|
2016-11-01 21:18:39 +00:00
|
|
|
unsigned int clk;
|
|
|
|
|
|
|
|
reg |= spi_imx_clkdiv_1(spi_imx->spi_clk, config->speed_hz, max, &clk)
|
|
|
|
<< MX21_CSPICTRL_DR_SHIFT;
|
|
|
|
spi_imx->spi_bus_clk = clk;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
reg |= config->bpw - 1;
|
|
|
|
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_CPHA)
|
2011-07-09 17:16:36 +00:00
|
|
|
reg |= MX21_CSPICTRL_PHA;
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_CPOL)
|
2011-07-09 17:16:36 +00:00
|
|
|
reg |= MX21_CSPICTRL_POL;
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_CS_HIGH)
|
2011-07-09 17:16:36 +00:00
|
|
|
reg |= MX21_CSPICTRL_SSPOL;
|
2016-06-08 17:02:06 +00:00
|
|
|
if (spi->cs_gpio < 0)
|
|
|
|
reg |= (spi->cs_gpio + 32) << MX21_CSPICTRL_CS_SHIFT;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static int mx21_rx_available(struct spi_imx_data *spi_imx)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
2011-07-09 17:16:36 +00:00
|
|
|
return readl(spi_imx->base + MXC_CSPIINT) & MX21_INTREG_RR;
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx21_reset(struct spi_imx_data *spi_imx)
|
2010-09-10 07:19:18 +00:00
|
|
|
{
|
|
|
|
writel(1, spi_imx->base + MXC_RESET);
|
|
|
|
}
|
|
|
|
|
2009-09-22 23:46:02 +00:00
|
|
|
#define MX1_INTREG_RR (1 << 3)
|
|
|
|
#define MX1_INTREG_TEEN (1 << 8)
|
|
|
|
#define MX1_INTREG_RREN (1 << 11)
|
|
|
|
|
|
|
|
#define MX1_CSPICTRL_POL (1 << 4)
|
|
|
|
#define MX1_CSPICTRL_PHA (1 << 5)
|
|
|
|
#define MX1_CSPICTRL_XCH (1 << 8)
|
|
|
|
#define MX1_CSPICTRL_ENABLE (1 << 9)
|
|
|
|
#define MX1_CSPICTRL_MASTER (1 << 10)
|
|
|
|
#define MX1_CSPICTRL_DR_SHIFT 13
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx1_intctrl(struct spi_imx_data *spi_imx, int enable)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
|
|
|
unsigned int val = 0;
|
|
|
|
|
|
|
|
if (enable & MXC_INT_TE)
|
|
|
|
val |= MX1_INTREG_TEEN;
|
|
|
|
if (enable & MXC_INT_RR)
|
|
|
|
val |= MX1_INTREG_RREN;
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
writel(val, spi_imx->base + MXC_CSPIINT);
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx1_trigger(struct spi_imx_data *spi_imx)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
|
|
|
unsigned int reg;
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
reg = readl(spi_imx->base + MXC_CSPICTRL);
|
2009-09-22 23:46:02 +00:00
|
|
|
reg |= MX1_CSPICTRL_XCH;
|
2009-10-01 22:44:28 +00:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static int mx1_config(struct spi_device *spi, struct spi_imx_config *config)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
2016-06-08 17:02:06 +00:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(spi->master);
|
2009-09-22 23:46:02 +00:00
|
|
|
unsigned int reg = MX1_CSPICTRL_ENABLE | MX1_CSPICTRL_MASTER;
|
2016-09-01 20:38:40 +00:00
|
|
|
unsigned int clk;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2016-09-01 20:38:40 +00:00
|
|
|
reg |= spi_imx_clkdiv_2(spi_imx->spi_clk, config->speed_hz, &clk) <<
|
2009-09-22 23:46:02 +00:00
|
|
|
MX1_CSPICTRL_DR_SHIFT;
|
2016-09-01 20:38:40 +00:00
|
|
|
spi_imx->spi_bus_clk = clk;
|
|
|
|
|
2009-09-22 23:46:02 +00:00
|
|
|
reg |= config->bpw - 1;
|
|
|
|
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_CPHA)
|
2009-09-22 23:46:02 +00:00
|
|
|
reg |= MX1_CSPICTRL_PHA;
|
2016-06-08 17:02:07 +00:00
|
|
|
if (spi->mode & SPI_CPOL)
|
2009-09-22 23:46:02 +00:00
|
|
|
reg |= MX1_CSPICTRL_POL;
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static int mx1_rx_available(struct spi_imx_data *spi_imx)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
2009-10-01 22:44:28 +00:00
|
|
|
return readl(spi_imx->base + MXC_CSPIINT) & MX1_INTREG_RR;
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:08 +00:00
|
|
|
static void mx1_reset(struct spi_imx_data *spi_imx)
|
2010-09-10 07:19:18 +00:00
|
|
|
{
|
|
|
|
writel(1, spi_imx->base + MXC_RESET);
|
|
|
|
}
|
|
|
|
|
2011-07-09 17:16:39 +00:00
|
|
|
static struct spi_imx_devtype_data imx1_cspi_devtype_data = {
|
|
|
|
.intctrl = mx1_intctrl,
|
|
|
|
.config = mx1_config,
|
|
|
|
.trigger = mx1_trigger,
|
|
|
|
.rx_available = mx1_rx_available,
|
|
|
|
.reset = mx1_reset,
|
|
|
|
.devtype = IMX1_CSPI,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct spi_imx_devtype_data imx21_cspi_devtype_data = {
|
|
|
|
.intctrl = mx21_intctrl,
|
|
|
|
.config = mx21_config,
|
|
|
|
.trigger = mx21_trigger,
|
|
|
|
.rx_available = mx21_rx_available,
|
|
|
|
.reset = mx21_reset,
|
|
|
|
.devtype = IMX21_CSPI,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct spi_imx_devtype_data imx27_cspi_devtype_data = {
|
|
|
|
/* i.mx27 cspi shares the functions with i.mx21 one */
|
|
|
|
.intctrl = mx21_intctrl,
|
|
|
|
.config = mx21_config,
|
|
|
|
.trigger = mx21_trigger,
|
|
|
|
.rx_available = mx21_rx_available,
|
|
|
|
.reset = mx21_reset,
|
|
|
|
.devtype = IMX27_CSPI,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct spi_imx_devtype_data imx31_cspi_devtype_data = {
|
|
|
|
.intctrl = mx31_intctrl,
|
|
|
|
.config = mx31_config,
|
|
|
|
.trigger = mx31_trigger,
|
|
|
|
.rx_available = mx31_rx_available,
|
|
|
|
.reset = mx31_reset,
|
|
|
|
.devtype = IMX31_CSPI,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct spi_imx_devtype_data imx35_cspi_devtype_data = {
|
|
|
|
/* i.mx35 and later cspi shares the functions with i.mx31 one */
|
|
|
|
.intctrl = mx31_intctrl,
|
|
|
|
.config = mx31_config,
|
|
|
|
.trigger = mx31_trigger,
|
|
|
|
.rx_available = mx31_rx_available,
|
|
|
|
.reset = mx31_reset,
|
|
|
|
.devtype = IMX35_CSPI,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct spi_imx_devtype_data imx51_ecspi_devtype_data = {
|
|
|
|
.intctrl = mx51_ecspi_intctrl,
|
|
|
|
.config = mx51_ecspi_config,
|
|
|
|
.trigger = mx51_ecspi_trigger,
|
|
|
|
.rx_available = mx51_ecspi_rx_available,
|
|
|
|
.reset = mx51_ecspi_reset,
|
|
|
|
.devtype = IMX51_ECSPI,
|
|
|
|
};
|
|
|
|
|
2015-05-01 15:44:04 +00:00
|
|
|
static const struct platform_device_id spi_imx_devtype[] = {
|
2011-07-09 17:16:39 +00:00
|
|
|
{
|
|
|
|
.name = "imx1-cspi",
|
|
|
|
.driver_data = (kernel_ulong_t) &imx1_cspi_devtype_data,
|
|
|
|
}, {
|
|
|
|
.name = "imx21-cspi",
|
|
|
|
.driver_data = (kernel_ulong_t) &imx21_cspi_devtype_data,
|
|
|
|
}, {
|
|
|
|
.name = "imx27-cspi",
|
|
|
|
.driver_data = (kernel_ulong_t) &imx27_cspi_devtype_data,
|
|
|
|
}, {
|
|
|
|
.name = "imx31-cspi",
|
|
|
|
.driver_data = (kernel_ulong_t) &imx31_cspi_devtype_data,
|
|
|
|
}, {
|
|
|
|
.name = "imx35-cspi",
|
|
|
|
.driver_data = (kernel_ulong_t) &imx35_cspi_devtype_data,
|
|
|
|
}, {
|
|
|
|
.name = "imx51-ecspi",
|
|
|
|
.driver_data = (kernel_ulong_t) &imx51_ecspi_devtype_data,
|
|
|
|
}, {
|
|
|
|
/* sentinel */
|
|
|
|
}
|
2010-09-09 13:29:01 +00:00
|
|
|
};
|
|
|
|
|
2011-07-09 17:16:41 +00:00
|
|
|
static const struct of_device_id spi_imx_dt_ids[] = {
|
|
|
|
{ .compatible = "fsl,imx1-cspi", .data = &imx1_cspi_devtype_data, },
|
|
|
|
{ .compatible = "fsl,imx21-cspi", .data = &imx21_cspi_devtype_data, },
|
|
|
|
{ .compatible = "fsl,imx27-cspi", .data = &imx27_cspi_devtype_data, },
|
|
|
|
{ .compatible = "fsl,imx31-cspi", .data = &imx31_cspi_devtype_data, },
|
|
|
|
{ .compatible = "fsl,imx35-cspi", .data = &imx35_cspi_devtype_data, },
|
|
|
|
{ .compatible = "fsl,imx51-ecspi", .data = &imx51_ecspi_devtype_data, },
|
|
|
|
{ /* sentinel */ }
|
|
|
|
};
|
2013-07-29 07:38:05 +00:00
|
|
|
MODULE_DEVICE_TABLE(of, spi_imx_dt_ids);
|
2011-07-09 17:16:41 +00:00
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
static void spi_imx_chipselect(struct spi_device *spi, int is_active)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
2009-10-01 22:44:33 +00:00
|
|
|
int active = is_active != BITBANG_CS_INACTIVE;
|
|
|
|
int dev_is_lowactive = !(spi->mode & SPI_CS_HIGH);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2016-06-08 17:02:06 +00:00
|
|
|
if (!gpio_is_valid(spi->cs_gpio))
|
2009-09-22 23:46:02 +00:00
|
|
|
return;
|
|
|
|
|
2016-06-08 17:02:06 +00:00
|
|
|
gpio_set_value(spi->cs_gpio, dev_is_lowactive ^ active);
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
static void spi_imx_push(struct spi_imx_data *spi_imx)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
2011-07-09 17:16:39 +00:00
|
|
|
while (spi_imx->txfifo < spi_imx_get_fifosize(spi_imx)) {
|
2009-10-01 22:44:28 +00:00
|
|
|
if (!spi_imx->count)
|
2009-09-22 23:46:02 +00:00
|
|
|
break;
|
2009-10-01 22:44:28 +00:00
|
|
|
spi_imx->tx(spi_imx);
|
|
|
|
spi_imx->txfifo++;
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2011-07-09 17:16:35 +00:00
|
|
|
spi_imx->devtype_data->trigger(spi_imx);
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
static irqreturn_t spi_imx_isr(int irq, void *dev_id)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
2009-10-01 22:44:28 +00:00
|
|
|
struct spi_imx_data *spi_imx = dev_id;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2011-07-09 17:16:35 +00:00
|
|
|
while (spi_imx->devtype_data->rx_available(spi_imx)) {
|
2009-10-01 22:44:28 +00:00
|
|
|
spi_imx->rx(spi_imx);
|
|
|
|
spi_imx->txfifo--;
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
if (spi_imx->count) {
|
|
|
|
spi_imx_push(spi_imx);
|
2009-09-22 23:46:02 +00:00
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
if (spi_imx->txfifo) {
|
2009-09-22 23:46:02 +00:00
|
|
|
/* No data left to push, but still waiting for rx data,
|
|
|
|
* enable receive data available interrupt.
|
|
|
|
*/
|
2011-07-09 17:16:35 +00:00
|
|
|
spi_imx->devtype_data->intctrl(
|
2010-09-09 13:29:01 +00:00
|
|
|
spi_imx, MXC_INT_RR);
|
2009-09-22 23:46:02 +00:00
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2011-07-09 17:16:35 +00:00
|
|
|
spi_imx->devtype_data->intctrl(spi_imx, 0);
|
2009-10-01 22:44:28 +00:00
|
|
|
complete(&spi_imx->xfer_done);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2016-02-24 08:20:29 +00:00
|
|
|
static int spi_imx_dma_configure(struct spi_master *master,
|
|
|
|
int bytes_per_word)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
enum dma_slave_buswidth buswidth;
|
|
|
|
struct dma_slave_config rx = {}, tx = {};
|
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(master);
|
|
|
|
|
|
|
|
switch (bytes_per_word) {
|
|
|
|
case 4:
|
|
|
|
buswidth = DMA_SLAVE_BUSWIDTH_4_BYTES;
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
buswidth = DMA_SLAVE_BUSWIDTH_2_BYTES;
|
|
|
|
break;
|
|
|
|
case 1:
|
|
|
|
buswidth = DMA_SLAVE_BUSWIDTH_1_BYTE;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
tx.direction = DMA_MEM_TO_DEV;
|
|
|
|
tx.dst_addr = spi_imx->base_phys + MXC_CSPITXDATA;
|
|
|
|
tx.dst_addr_width = buswidth;
|
|
|
|
tx.dst_maxburst = spi_imx->wml;
|
|
|
|
ret = dmaengine_slave_config(master->dma_tx, &tx);
|
|
|
|
if (ret) {
|
|
|
|
dev_err(spi_imx->dev, "TX dma configuration failed with %d\n", ret);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
rx.direction = DMA_DEV_TO_MEM;
|
|
|
|
rx.src_addr = spi_imx->base_phys + MXC_CSPIRXDATA;
|
|
|
|
rx.src_addr_width = buswidth;
|
|
|
|
rx.src_maxburst = spi_imx->wml;
|
|
|
|
ret = dmaengine_slave_config(master->dma_rx, &rx);
|
|
|
|
if (ret) {
|
|
|
|
dev_err(spi_imx->dev, "RX dma configuration failed with %d\n", ret);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
spi_imx->bytes_per_word = bytes_per_word;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
static int spi_imx_setupxfer(struct spi_device *spi,
|
2009-09-22 23:46:02 +00:00
|
|
|
struct spi_transfer *t)
|
|
|
|
{
|
2009-10-01 22:44:28 +00:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(spi->master);
|
|
|
|
struct spi_imx_config config;
|
2016-02-24 08:20:29 +00:00
|
|
|
int ret;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
config.bpw = t ? t->bits_per_word : spi->bits_per_word;
|
|
|
|
config.speed_hz = t ? t->speed_hz : spi->max_speed_hz;
|
|
|
|
|
2009-10-01 22:44:29 +00:00
|
|
|
if (!config.speed_hz)
|
|
|
|
config.speed_hz = spi->max_speed_hz;
|
|
|
|
if (!config.bpw)
|
|
|
|
config.bpw = spi->bits_per_word;
|
|
|
|
|
2009-10-01 22:44:33 +00:00
|
|
|
/* Initialize the functions for transfer */
|
|
|
|
if (config.bpw <= 8) {
|
|
|
|
spi_imx->rx = spi_imx_buf_rx_u8;
|
|
|
|
spi_imx->tx = spi_imx_buf_tx_u8;
|
|
|
|
} else if (config.bpw <= 16) {
|
|
|
|
spi_imx->rx = spi_imx_buf_rx_u16;
|
|
|
|
spi_imx->tx = spi_imx_buf_tx_u16;
|
2013-05-30 08:08:09 +00:00
|
|
|
} else {
|
2009-10-01 22:44:33 +00:00
|
|
|
spi_imx->rx = spi_imx_buf_rx_u32;
|
|
|
|
spi_imx->tx = spi_imx_buf_tx_u32;
|
2013-05-22 02:36:35 +00:00
|
|
|
}
|
2009-10-01 22:44:33 +00:00
|
|
|
|
2016-02-24 08:20:26 +00:00
|
|
|
if (spi_imx_can_dma(spi_imx->bitbang.master, spi, t))
|
|
|
|
spi_imx->usedma = 1;
|
|
|
|
else
|
|
|
|
spi_imx->usedma = 0;
|
|
|
|
|
2016-02-24 08:20:29 +00:00
|
|
|
if (spi_imx->usedma) {
|
|
|
|
ret = spi_imx_dma_configure(spi->master,
|
|
|
|
spi_imx_bytes_per_word(config.bpw));
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:06 +00:00
|
|
|
spi_imx->devtype_data->config(spi, &config);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2014-09-11 01:18:44 +00:00
|
|
|
static void spi_imx_sdma_exit(struct spi_imx_data *spi_imx)
|
|
|
|
{
|
|
|
|
struct spi_master *master = spi_imx->bitbang.master;
|
|
|
|
|
|
|
|
if (master->dma_rx) {
|
|
|
|
dma_release_channel(master->dma_rx);
|
|
|
|
master->dma_rx = NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (master->dma_tx) {
|
|
|
|
dma_release_channel(master->dma_tx);
|
|
|
|
master->dma_tx = NULL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static int spi_imx_sdma_init(struct device *dev, struct spi_imx_data *spi_imx,
|
2016-02-24 08:20:29 +00:00
|
|
|
struct spi_master *master)
|
2014-09-11 01:18:44 +00:00
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
2015-02-03 02:25:53 +00:00
|
|
|
/* use pio mode for i.mx6dl chip TKT238285 */
|
|
|
|
if (of_machine_is_compatible("fsl,imx6dl"))
|
|
|
|
return 0;
|
|
|
|
|
2015-12-05 16:57:01 +00:00
|
|
|
spi_imx->wml = spi_imx_get_fifosize(spi_imx) / 2;
|
|
|
|
|
2014-09-11 01:18:44 +00:00
|
|
|
/* Prepare for TX DMA: */
|
2015-12-08 06:43:45 +00:00
|
|
|
master->dma_tx = dma_request_slave_channel_reason(dev, "tx");
|
|
|
|
if (IS_ERR(master->dma_tx)) {
|
|
|
|
ret = PTR_ERR(master->dma_tx);
|
|
|
|
dev_dbg(dev, "can't get the TX DMA channel, error %d!\n", ret);
|
|
|
|
master->dma_tx = NULL;
|
2014-09-11 01:18:44 +00:00
|
|
|
goto err;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Prepare for RX : */
|
2015-12-08 06:43:45 +00:00
|
|
|
master->dma_rx = dma_request_slave_channel_reason(dev, "rx");
|
|
|
|
if (IS_ERR(master->dma_rx)) {
|
|
|
|
ret = PTR_ERR(master->dma_rx);
|
|
|
|
dev_dbg(dev, "can't get the RX DMA channel, error %d\n", ret);
|
|
|
|
master->dma_rx = NULL;
|
2014-09-11 01:18:44 +00:00
|
|
|
goto err;
|
|
|
|
}
|
|
|
|
|
2016-02-24 08:20:29 +00:00
|
|
|
spi_imx_dma_configure(master, 1);
|
2014-09-11 01:18:44 +00:00
|
|
|
|
|
|
|
init_completion(&spi_imx->dma_rx_completion);
|
|
|
|
init_completion(&spi_imx->dma_tx_completion);
|
|
|
|
master->can_dma = spi_imx_can_dma;
|
|
|
|
master->max_dma_len = MAX_SDMA_BD_BYTES;
|
|
|
|
spi_imx->bitbang.master->flags = SPI_MASTER_MUST_RX |
|
|
|
|
SPI_MASTER_MUST_TX;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
err:
|
|
|
|
spi_imx_sdma_exit(spi_imx);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void spi_imx_dma_rx_callback(void *cookie)
|
|
|
|
{
|
|
|
|
struct spi_imx_data *spi_imx = (struct spi_imx_data *)cookie;
|
|
|
|
|
|
|
|
complete(&spi_imx->dma_rx_completion);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void spi_imx_dma_tx_callback(void *cookie)
|
|
|
|
{
|
|
|
|
struct spi_imx_data *spi_imx = (struct spi_imx_data *)cookie;
|
|
|
|
|
|
|
|
complete(&spi_imx->dma_tx_completion);
|
|
|
|
}
|
|
|
|
|
2016-02-19 07:43:03 +00:00
|
|
|
static int spi_imx_calculate_timeout(struct spi_imx_data *spi_imx, int size)
|
|
|
|
{
|
|
|
|
unsigned long timeout = 0;
|
|
|
|
|
|
|
|
/* Time with actual data transfer and CS change delay related to HW */
|
|
|
|
timeout = (8 + 4) * size / spi_imx->spi_bus_clk;
|
|
|
|
|
|
|
|
/* Add extra second for scheduler related activities */
|
|
|
|
timeout += 1;
|
|
|
|
|
|
|
|
/* Double calculated timeout */
|
|
|
|
return msecs_to_jiffies(2 * timeout * MSEC_PER_SEC);
|
|
|
|
}
|
|
|
|
|
2014-09-11 01:18:44 +00:00
|
|
|
static int spi_imx_dma_transfer(struct spi_imx_data *spi_imx,
|
|
|
|
struct spi_transfer *transfer)
|
|
|
|
{
|
2016-02-24 08:20:33 +00:00
|
|
|
struct dma_async_tx_descriptor *desc_tx, *desc_rx;
|
2016-02-19 07:43:03 +00:00
|
|
|
unsigned long transfer_timeout;
|
2015-02-02 08:30:35 +00:00
|
|
|
unsigned long timeout;
|
2014-09-11 01:18:44 +00:00
|
|
|
struct spi_master *master = spi_imx->bitbang.master;
|
|
|
|
struct sg_table *tx = &transfer->tx_sg, *rx = &transfer->rx_sg;
|
|
|
|
|
2016-02-24 08:20:33 +00:00
|
|
|
/*
|
|
|
|
* The TX DMA setup starts the transfer, so make sure RX is configured
|
|
|
|
* before TX.
|
|
|
|
*/
|
|
|
|
desc_rx = dmaengine_prep_slave_sg(master->dma_rx,
|
|
|
|
rx->sgl, rx->nents, DMA_DEV_TO_MEM,
|
|
|
|
DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
|
|
|
|
if (!desc_rx)
|
|
|
|
return -EINVAL;
|
2014-09-11 01:18:44 +00:00
|
|
|
|
2016-02-24 08:20:33 +00:00
|
|
|
desc_rx->callback = spi_imx_dma_rx_callback;
|
|
|
|
desc_rx->callback_param = (void *)spi_imx;
|
|
|
|
dmaengine_submit(desc_rx);
|
|
|
|
reinit_completion(&spi_imx->dma_rx_completion);
|
|
|
|
dma_async_issue_pending(master->dma_rx);
|
2014-09-11 01:18:44 +00:00
|
|
|
|
2016-02-24 08:20:33 +00:00
|
|
|
desc_tx = dmaengine_prep_slave_sg(master->dma_tx,
|
|
|
|
tx->sgl, tx->nents, DMA_MEM_TO_DEV,
|
|
|
|
DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
|
|
|
|
if (!desc_tx) {
|
|
|
|
dmaengine_terminate_all(master->dma_tx);
|
|
|
|
return -EINVAL;
|
2014-09-11 01:18:44 +00:00
|
|
|
}
|
|
|
|
|
2016-02-24 08:20:33 +00:00
|
|
|
desc_tx->callback = spi_imx_dma_tx_callback;
|
|
|
|
desc_tx->callback_param = (void *)spi_imx;
|
|
|
|
dmaengine_submit(desc_tx);
|
2014-09-11 01:18:44 +00:00
|
|
|
reinit_completion(&spi_imx->dma_tx_completion);
|
2015-12-05 16:57:00 +00:00
|
|
|
dma_async_issue_pending(master->dma_tx);
|
2014-09-11 01:18:44 +00:00
|
|
|
|
2016-02-19 07:43:03 +00:00
|
|
|
transfer_timeout = spi_imx_calculate_timeout(spi_imx, transfer->len);
|
|
|
|
|
2014-09-11 01:18:44 +00:00
|
|
|
/* Wait SDMA to finish the data transfer.*/
|
2015-02-02 08:30:35 +00:00
|
|
|
timeout = wait_for_completion_timeout(&spi_imx->dma_tx_completion,
|
2016-02-19 07:43:03 +00:00
|
|
|
transfer_timeout);
|
2015-02-02 08:30:35 +00:00
|
|
|
if (!timeout) {
|
2016-02-17 13:28:48 +00:00
|
|
|
dev_err(spi_imx->dev, "I/O Error in DMA TX\n");
|
2014-09-11 01:18:44 +00:00
|
|
|
dmaengine_terminate_all(master->dma_tx);
|
2015-12-05 16:56:59 +00:00
|
|
|
dmaengine_terminate_all(master->dma_rx);
|
2016-02-24 08:20:33 +00:00
|
|
|
return -ETIMEDOUT;
|
2014-09-11 01:18:44 +00:00
|
|
|
}
|
|
|
|
|
2016-02-24 08:20:33 +00:00
|
|
|
timeout = wait_for_completion_timeout(&spi_imx->dma_rx_completion,
|
|
|
|
transfer_timeout);
|
|
|
|
if (!timeout) {
|
|
|
|
dev_err(&master->dev, "I/O Error in DMA RX\n");
|
|
|
|
spi_imx->devtype_data->reset(spi_imx);
|
|
|
|
dmaengine_terminate_all(master->dma_rx);
|
|
|
|
return -ETIMEDOUT;
|
|
|
|
}
|
2014-09-11 01:18:44 +00:00
|
|
|
|
2016-02-24 08:20:33 +00:00
|
|
|
return transfer->len;
|
2014-09-11 01:18:44 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int spi_imx_pio_transfer(struct spi_device *spi,
|
2009-09-22 23:46:02 +00:00
|
|
|
struct spi_transfer *transfer)
|
|
|
|
{
|
2009-10-01 22:44:28 +00:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(spi->master);
|
2016-06-21 12:12:54 +00:00
|
|
|
unsigned long transfer_timeout;
|
|
|
|
unsigned long timeout;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
spi_imx->tx_buf = transfer->tx_buf;
|
|
|
|
spi_imx->rx_buf = transfer->rx_buf;
|
|
|
|
spi_imx->count = transfer->len;
|
|
|
|
spi_imx->txfifo = 0;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2014-02-09 03:06:04 +00:00
|
|
|
reinit_completion(&spi_imx->xfer_done);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
spi_imx_push(spi_imx);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2011-07-09 17:16:35 +00:00
|
|
|
spi_imx->devtype_data->intctrl(spi_imx, MXC_INT_TE);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2016-06-21 12:12:54 +00:00
|
|
|
transfer_timeout = spi_imx_calculate_timeout(spi_imx, transfer->len);
|
|
|
|
|
|
|
|
timeout = wait_for_completion_timeout(&spi_imx->xfer_done,
|
|
|
|
transfer_timeout);
|
|
|
|
if (!timeout) {
|
|
|
|
dev_err(&spi->dev, "I/O Error in PIO\n");
|
|
|
|
spi_imx->devtype_data->reset(spi_imx);
|
|
|
|
return -ETIMEDOUT;
|
|
|
|
}
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
return transfer->len;
|
|
|
|
}
|
|
|
|
|
2014-09-11 01:18:44 +00:00
|
|
|
static int spi_imx_transfer(struct spi_device *spi,
|
|
|
|
struct spi_transfer *transfer)
|
|
|
|
{
|
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(spi->master);
|
|
|
|
|
2016-02-24 08:20:26 +00:00
|
|
|
if (spi_imx->usedma)
|
2016-02-23 09:23:50 +00:00
|
|
|
return spi_imx_dma_transfer(spi_imx, transfer);
|
2016-02-24 08:20:26 +00:00
|
|
|
else
|
|
|
|
return spi_imx_pio_transfer(spi, transfer);
|
2014-09-11 01:18:44 +00:00
|
|
|
}
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
static int spi_imx_setup(struct spi_device *spi)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
2010-01-20 20:49:45 +00:00
|
|
|
dev_dbg(&spi->dev, "%s: mode %d, %u bpw, %d hz\n", __func__,
|
2009-09-22 23:46:02 +00:00
|
|
|
spi->mode, spi->bits_per_word, spi->max_speed_hz);
|
|
|
|
|
2016-06-08 17:02:06 +00:00
|
|
|
if (gpio_is_valid(spi->cs_gpio))
|
|
|
|
gpio_direction_output(spi->cs_gpio,
|
|
|
|
spi->mode & SPI_CS_HIGH ? 0 : 1);
|
2009-10-01 22:44:29 +00:00
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
spi_imx_chipselect(spi, BITBANG_CS_INACTIVE);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
static void spi_imx_cleanup(struct spi_device *spi)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2013-10-23 08:31:50 +00:00
|
|
|
static int
|
|
|
|
spi_imx_prepare_message(struct spi_master *master, struct spi_message *msg)
|
|
|
|
{
|
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(master);
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = clk_enable(spi_imx->clk_per);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
ret = clk_enable(spi_imx->clk_ipg);
|
|
|
|
if (ret) {
|
|
|
|
clk_disable(spi_imx->clk_per);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
spi_imx_unprepare_message(struct spi_master *master, struct spi_message *msg)
|
|
|
|
{
|
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(master);
|
|
|
|
|
|
|
|
clk_disable(spi_imx->clk_ipg);
|
|
|
|
clk_disable(spi_imx->clk_per);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-12-07 16:57:14 +00:00
|
|
|
static int spi_imx_probe(struct platform_device *pdev)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
2011-07-09 17:16:41 +00:00
|
|
|
struct device_node *np = pdev->dev.of_node;
|
|
|
|
const struct of_device_id *of_id =
|
|
|
|
of_match_device(spi_imx_dt_ids, &pdev->dev);
|
|
|
|
struct spi_imx_master *mxc_platform_info =
|
|
|
|
dev_get_platdata(&pdev->dev);
|
2009-09-22 23:46:02 +00:00
|
|
|
struct spi_master *master;
|
2009-10-01 22:44:28 +00:00
|
|
|
struct spi_imx_data *spi_imx;
|
2009-09-22 23:46:02 +00:00
|
|
|
struct resource *res;
|
2016-06-08 17:02:06 +00:00
|
|
|
int i, ret, irq;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2011-07-09 17:16:41 +00:00
|
|
|
if (!np && !mxc_platform_info) {
|
2009-09-22 23:46:02 +00:00
|
|
|
dev_err(&pdev->dev, "can't get the platform data\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:06 +00:00
|
|
|
master = spi_alloc_master(&pdev->dev, sizeof(struct spi_imx_data));
|
2009-09-22 23:46:02 +00:00
|
|
|
if (!master)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
platform_set_drvdata(pdev, master);
|
|
|
|
|
2013-05-22 02:36:35 +00:00
|
|
|
master->bits_per_word_mask = SPI_BPW_RANGE_MASK(1, 32);
|
2016-06-08 17:02:06 +00:00
|
|
|
master->bus_num = np ? -1 : pdev->id;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
spi_imx = spi_master_get_devdata(master);
|
2013-09-10 07:43:41 +00:00
|
|
|
spi_imx->bitbang.master = master;
|
2016-02-17 13:28:48 +00:00
|
|
|
spi_imx->dev = &pdev->dev;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2015-12-08 06:43:44 +00:00
|
|
|
spi_imx->devtype_data = of_id ? of_id->data :
|
|
|
|
(struct spi_imx_devtype_data *)pdev->id_entry->driver_data;
|
|
|
|
|
2016-06-08 17:02:06 +00:00
|
|
|
if (mxc_platform_info) {
|
|
|
|
master->num_chipselect = mxc_platform_info->num_chipselect;
|
|
|
|
master->cs_gpios = devm_kzalloc(&master->dev,
|
|
|
|
sizeof(int) * master->num_chipselect, GFP_KERNEL);
|
|
|
|
if (!master->cs_gpios)
|
|
|
|
return -ENOMEM;
|
2011-09-15 20:21:15 +00:00
|
|
|
|
2016-06-08 17:02:06 +00:00
|
|
|
for (i = 0; i < master->num_chipselect; i++)
|
|
|
|
master->cs_gpios[i] = mxc_platform_info->chipselect[i];
|
|
|
|
}
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
spi_imx->bitbang.chipselect = spi_imx_chipselect;
|
|
|
|
spi_imx->bitbang.setup_transfer = spi_imx_setupxfer;
|
|
|
|
spi_imx->bitbang.txrx_bufs = spi_imx_transfer;
|
|
|
|
spi_imx->bitbang.master->setup = spi_imx_setup;
|
|
|
|
spi_imx->bitbang.master->cleanup = spi_imx_cleanup;
|
2013-10-23 08:31:50 +00:00
|
|
|
spi_imx->bitbang.master->prepare_message = spi_imx_prepare_message;
|
|
|
|
spi_imx->bitbang.master->unprepare_message = spi_imx_unprepare_message;
|
2015-12-08 06:43:44 +00:00
|
|
|
spi_imx->bitbang.master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH;
|
2016-09-01 20:39:58 +00:00
|
|
|
if (is_imx35_cspi(spi_imx) || is_imx51_ecspi(spi_imx))
|
2015-12-08 06:43:44 +00:00
|
|
|
spi_imx->bitbang.master->mode_bits |= SPI_LOOP;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
init_completion(&spi_imx->xfer_done);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
2013-07-11 04:26:48 +00:00
|
|
|
spi_imx->base = devm_ioremap_resource(&pdev->dev, res);
|
|
|
|
if (IS_ERR(spi_imx->base)) {
|
|
|
|
ret = PTR_ERR(spi_imx->base);
|
|
|
|
goto out_master_put;
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
2016-02-24 08:20:29 +00:00
|
|
|
spi_imx->base_phys = res->start;
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2014-12-29 21:38:51 +00:00
|
|
|
irq = platform_get_irq(pdev, 0);
|
|
|
|
if (irq < 0) {
|
|
|
|
ret = irq;
|
2013-07-11 04:26:48 +00:00
|
|
|
goto out_master_put;
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2014-12-29 21:38:51 +00:00
|
|
|
ret = devm_request_irq(&pdev->dev, irq, spi_imx_isr, 0,
|
2014-02-22 13:23:46 +00:00
|
|
|
dev_name(&pdev->dev), spi_imx);
|
2009-09-22 23:46:02 +00:00
|
|
|
if (ret) {
|
2014-12-29 21:38:51 +00:00
|
|
|
dev_err(&pdev->dev, "can't get irq%d: %d\n", irq, ret);
|
2013-07-11 04:26:48 +00:00
|
|
|
goto out_master_put;
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2012-03-07 08:30:22 +00:00
|
|
|
spi_imx->clk_ipg = devm_clk_get(&pdev->dev, "ipg");
|
|
|
|
if (IS_ERR(spi_imx->clk_ipg)) {
|
|
|
|
ret = PTR_ERR(spi_imx->clk_ipg);
|
2013-07-11 04:26:48 +00:00
|
|
|
goto out_master_put;
|
2009-09-22 23:46:02 +00:00
|
|
|
}
|
|
|
|
|
2012-03-07 08:30:22 +00:00
|
|
|
spi_imx->clk_per = devm_clk_get(&pdev->dev, "per");
|
|
|
|
if (IS_ERR(spi_imx->clk_per)) {
|
|
|
|
ret = PTR_ERR(spi_imx->clk_per);
|
2013-07-11 04:26:48 +00:00
|
|
|
goto out_master_put;
|
2012-03-07 08:30:22 +00:00
|
|
|
}
|
|
|
|
|
2013-07-11 04:26:49 +00:00
|
|
|
ret = clk_prepare_enable(spi_imx->clk_per);
|
|
|
|
if (ret)
|
|
|
|
goto out_master_put;
|
|
|
|
|
|
|
|
ret = clk_prepare_enable(spi_imx->clk_ipg);
|
|
|
|
if (ret)
|
|
|
|
goto out_put_per;
|
2012-03-07 08:30:22 +00:00
|
|
|
|
|
|
|
spi_imx->spi_clk = clk_get_rate(spi_imx->clk_per);
|
2014-09-11 01:18:44 +00:00
|
|
|
/*
|
2016-10-19 22:42:25 +00:00
|
|
|
* Only validated on i.mx35 and i.mx6 now, can remove the constraint
|
|
|
|
* if validated on other chips.
|
2014-09-11 01:18:44 +00:00
|
|
|
*/
|
2016-10-19 22:42:25 +00:00
|
|
|
if (is_imx35_cspi(spi_imx) || is_imx51_ecspi(spi_imx)) {
|
2016-02-24 08:20:29 +00:00
|
|
|
ret = spi_imx_sdma_init(&pdev->dev, spi_imx, master);
|
2015-12-08 06:43:46 +00:00
|
|
|
if (ret == -EPROBE_DEFER)
|
|
|
|
goto out_clk_put;
|
|
|
|
|
2015-12-08 06:43:45 +00:00
|
|
|
if (ret < 0)
|
|
|
|
dev_err(&pdev->dev, "dma setup error %d, use pio\n",
|
|
|
|
ret);
|
|
|
|
}
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2011-07-09 17:16:35 +00:00
|
|
|
spi_imx->devtype_data->reset(spi_imx);
|
2009-11-19 19:01:42 +00:00
|
|
|
|
2011-07-09 17:16:35 +00:00
|
|
|
spi_imx->devtype_data->intctrl(spi_imx, 0);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2011-07-09 17:16:41 +00:00
|
|
|
master->dev.of_node = pdev->dev.of_node;
|
2009-10-01 22:44:28 +00:00
|
|
|
ret = spi_bitbang_start(&spi_imx->bitbang);
|
2009-09-22 23:46:02 +00:00
|
|
|
if (ret) {
|
|
|
|
dev_err(&pdev->dev, "bitbang start failed with %d\n", ret);
|
|
|
|
goto out_clk_put;
|
|
|
|
}
|
|
|
|
|
2016-09-26 12:14:53 +00:00
|
|
|
if (!master->cs_gpios) {
|
|
|
|
dev_err(&pdev->dev, "No CS GPIOs available\n");
|
2016-09-28 14:50:18 +00:00
|
|
|
ret = -EINVAL;
|
2016-09-26 12:14:53 +00:00
|
|
|
goto out_clk_put;
|
|
|
|
}
|
|
|
|
|
2016-06-08 17:02:06 +00:00
|
|
|
for (i = 0; i < master->num_chipselect; i++) {
|
|
|
|
if (!gpio_is_valid(master->cs_gpios[i]))
|
|
|
|
continue;
|
|
|
|
|
|
|
|
ret = devm_gpio_request(&pdev->dev, master->cs_gpios[i],
|
|
|
|
DRIVER_NAME);
|
|
|
|
if (ret) {
|
|
|
|
dev_err(&pdev->dev, "Can't get CS GPIO %i\n",
|
|
|
|
master->cs_gpios[i]);
|
|
|
|
goto out_clk_put;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2009-09-22 23:46:02 +00:00
|
|
|
dev_info(&pdev->dev, "probed\n");
|
|
|
|
|
2013-10-23 08:31:50 +00:00
|
|
|
clk_disable(spi_imx->clk_ipg);
|
|
|
|
clk_disable(spi_imx->clk_per);
|
2009-09-22 23:46:02 +00:00
|
|
|
return ret;
|
|
|
|
|
|
|
|
out_clk_put:
|
2012-03-07 08:30:22 +00:00
|
|
|
clk_disable_unprepare(spi_imx->clk_ipg);
|
2013-07-11 04:26:49 +00:00
|
|
|
out_put_per:
|
|
|
|
clk_disable_unprepare(spi_imx->clk_per);
|
2013-07-11 04:26:48 +00:00
|
|
|
out_master_put:
|
2009-09-22 23:46:02 +00:00
|
|
|
spi_master_put(master);
|
2013-07-11 04:26:48 +00:00
|
|
|
|
2009-09-22 23:46:02 +00:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2012-12-07 16:57:14 +00:00
|
|
|
static int spi_imx_remove(struct platform_device *pdev)
|
2009-09-22 23:46:02 +00:00
|
|
|
{
|
|
|
|
struct spi_master *master = platform_get_drvdata(pdev);
|
2009-10-01 22:44:28 +00:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(master);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
spi_bitbang_stop(&spi_imx->bitbang);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
writel(0, spi_imx->base + MXC_CSPICTRL);
|
2014-02-27 09:16:15 +00:00
|
|
|
clk_unprepare(spi_imx->clk_ipg);
|
|
|
|
clk_unprepare(spi_imx->clk_per);
|
2014-09-11 01:18:44 +00:00
|
|
|
spi_imx_sdma_exit(spi_imx);
|
2009-09-22 23:46:02 +00:00
|
|
|
spi_master_put(master);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-10-01 22:44:28 +00:00
|
|
|
static struct platform_driver spi_imx_driver = {
|
2009-09-22 23:46:02 +00:00
|
|
|
.driver = {
|
|
|
|
.name = DRIVER_NAME,
|
2011-07-09 17:16:41 +00:00
|
|
|
.of_match_table = spi_imx_dt_ids,
|
2009-09-22 23:46:02 +00:00
|
|
|
},
|
2010-09-09 13:29:01 +00:00
|
|
|
.id_table = spi_imx_devtype,
|
2009-10-01 22:44:28 +00:00
|
|
|
.probe = spi_imx_probe,
|
2012-12-07 16:57:14 +00:00
|
|
|
.remove = spi_imx_remove,
|
2009-09-22 23:46:02 +00:00
|
|
|
};
|
2011-10-05 17:29:49 +00:00
|
|
|
module_platform_driver(spi_imx_driver);
|
2009-09-22 23:46:02 +00:00
|
|
|
|
|
|
|
MODULE_DESCRIPTION("SPI Master Controller driver");
|
|
|
|
MODULE_AUTHOR("Sascha Hauer, Pengutronix");
|
|
|
|
MODULE_LICENSE("GPL");
|
2013-01-07 22:42:55 +00:00
|
|
|
MODULE_ALIAS("platform:" DRIVER_NAME);
|